JADARD

JD9855

Data Sheet

360RGB x 390 dot, 262K color,
with internal GRAM, a-Si TFT LCD Single Chip Driver

Preliminary Version 0.00
2023/10/17

Index list:

Figure List

Table List

1. Revision History

Version	Date	Description of modification
0.00	2023/10/17	New setup

2. Introduction

The JD9855 is a 262,144-color single-chip SOC driver for a-Si TFT liquid crystal display with resolution of 360RGBx390(Dual-Gate=780) dots, comprising a 540-channel source driver, 315,900 bytes GRAM for graphic display data of 360RGBx390 dots, and power supply circuit.

The JD9855 supports parallel 8-bit data bus MCU interface, 6-bit data bus RGB interface, 3-/4-line serial peripheral interface (SPI), 2 lane SPI data transmission and Quad serial peripheral interface (QSPI). The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

The JD9855 can operate with 1.65V ~ 3.3V I/O interface voltage and an incorporated voltage follower circuit to generate voltage levels for driving an LCD. JD9855 supports full color, 8-color display mode and sleep mode for precise power control by software and these features make the JD9855 an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.

3. Features

- Display resolution:
  - Max: 360xRGB(H) x 390(V) (Dual Gate=780)
  - Dual gate: 184RGB~360RGB. (8pixels/step)
  - Single gate: 92RGB~180RGB. (4pixels/step)
- LCD Driver Output:
  - 540 source channels.
  - Internal level shifter for Gate Driver control.
- Frame Memory Size: 360 x 390 x 18-bit = 2527200 bits
- System Interface
  - Parallel 8080-series MCU Interface (8-bits)
  - RGB Interface (6-bits)
  - Serial Peripheral Interface (SPI) (8-bits, 9-bits and 2 data lane SPI)
  - Quad serial peripheral interface (QSPI) (Support DDR)
  - MIPI-DSI (Display Serial Interface) interface
- Display mode:
  - Full color mode (Idle mode OFF): 262K-color
  - Reduce color mode (Idle mode ON): 8-color
- Pixel Color Format (Color Depth)
  - 16-bit/pixel: RGB=(565)
  - 18-bit/pixel: RGB=(666)
- On chip functions:
  - DC/DC converter
  - Timing generator
  - Internal Oscillator generation
  - OTP memory to store initialization register settings
  - Brightness control
- Display inversion type support
  - 1/2/4-Dot Inversion
  - Column Inversion
- Operation Temperature range: -40 to +85 °C
- Wide Supply Voltage Range
  - IOVCC = 1.65V ~ 3.3V (logic)
  - VCI = 2.5V ~ 3.3V (analog)
- On-Chip Power System:
  - Source Voltage: +6.6~ -5.6V
  - Gate driver output voltage

  - VGH - GND = 11.0V ~ 16.0V
  - VGL - GND = -7.0V ~ -12.25V
- Power saving modes
  - Sleep in mode
  - Deep standby mode
  - Low frame mode 1~50Hz
- On-chip OTP program voltage generator
- OTP memory to store initialization register settings
  - 1 time OTP for Gamma Correction setting
  - 3 times OTP for VGMP/VGSP/VGMN/VGSN setting
  - 3 times OTP for ID setting

4. Device Overview

4.1. Block Diagram



Figure. 4.1 Block Diagram

4.2. LCD power generation scheme



Figure. 4.2 LCD power generation scheme

4.3. Output voltage range

JD9855 generates corresponding voltage with a-Si TFT LCD panel by internal power supply circuit. Please set up each voltage output according to the LCD panel.

Name	Function	Set up value	Note
AVDD	DC/DC converter circuit output	+6.4~ +6.8V	Do not exceed 6.8V
AVEE	DC/DC converter circuit output	-4.2~ -4.8V	Do not exceed -4.8V
VGMP	Reference voltage for gamma circuit	+3.5V~ +6.6V	Reference register
VGMN	Reference voltage for gamma circuit	-2.5V~ -5.6V	Reference register
VGH	Positive gate driver output voltage level	+11~ +16V	Depend on AVDD & AVEE
VGL	Negative gate driver output voltage level	-7V ~ -12.25V	Depend on AVDD & AVEE
VCOM	VCOM DC voltage	0V	-

5. Pad Arrangement

5.1. PAD assignment

Chip Size: **11376um x 855um**

Overview (Simple view)







Input and Output Bump Dimension

Condition-1 (+/- 0um temp. compensatio Unit=um

INPUT PAD					INPUT PAD					INPUT PAD					OUTPUT PAD					AMARK(如下圖)		
Symbol	Size	Number	Tolerance		Symbol	Size	Number	Tolerance		Symbol	Size	Number	Tolerance		Symbol	Size	Number	Tolerance		Symbol	Size	Tolerance
A1	28	NO1~NO6 NO119~NO124	±3		B1	28	NO7~NO29 NO44~NO84 NO98~NO118	±3		C1	13	NO30~NO43 NO85~NO97	±3		D1	12	NO125~NO710	±3		E1	90	±3
A2	75		±3		B2	50		±3		C2	50		±3		D2	80		±3		E2	48	±3
A3	16.99		±3		B3	16.99	NO7~NO13 NO19~NO29 NO44~NO84 NO98~NO118	±3		C3	222.6	NO29~NO30	±3		D3	77.98	NO126~NO135 NO700~NO709	±3		E3	11.8	±3
A4	16.99	NO6~NO7 NO118~NO119	±3		B4	20.99	NO13~NO19	±3		C4	222.45	NO30~NO42	±3		D4	38.08		±3				
A5	5		±3							C5	222.7	NO42~NO43	±3		D5	70.87		±3				
A6	27.62		±3							C6	222.55	NO43~NO44	±3		D6	151.46		±3				
										C7	231.95	NO84~NO85 NO97~98	±3		D7	27.125		±3				
										C8	230.95	NO85~NO97	±3		D8	1197.39		±3				
															D9	5		±3				
															D10	20		±3				
															D11	15.99		±3				
															D12	115.97		±3				
															D13	66.7		±3				
															D14	124.47		±3				
															D15	152.96		±3				
															D16	122.97		±3				
															D17	150.96		±3				
															D18	630		±3				
															D19	655		±3				
															D20	555		±3				
															D21	493.3		±3				

5.1.1.Input Pad



5.1.2.Output Pad



5.2. Alignment Mark Dimension



6. Pin Description

6.1. Power Supply Pins

Pin Name	I/O	Type	Descriptions
IOVCC	P	Digital Power	Power supply for interface logic circuits(1.65~3.3V)
VCI	P	Analog Power	Power supply for analog circuit blocks(2.5~3.3V)
VGH	P	OTP Power	External high voltage pin used in OTP mode and operates at 8.3V. If not used, let this pin open.
VDDD	P	Digital Power	Internal logic voltage output.
VSSA	GND	Analog Ground	System ground level for analog circuit blocks. Connect to VSSA on the FPC to prevent noise.
VSS	GND	Digital Ground	System ground level for digital circuit blocks. Connect to VSSD on the FPC to prevent noise.

6.2. Interface Logic Pins

<table>
<tr><th>Pin Name</th><th>I/O</th><th>Type</th><th>Descriptions</th></tr>
<tr><td>IM[2:0]</td><td>I</td><td>(IOVCC/GND)</td><td>-Select the MCU interface mode
<table>
<tr><th>IM2</th><th>IM1</th><th>IM0</th><th>MCU-Interface</th><th>Data Pin</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>3-line 9bit serial I/F</td><td>DB[0]: in/out
DB[2]: out (option)</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>MIPI I/F</td><td>D0P/D0N</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>2 data lane serial I/F</td><td>DB[0]: in/out
DB[1]: in
DB[2]: out (option)</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>QSPI I/F</td><td>DB[0]: in/out (option)
DB[1]: in/out (default)
DB[2]: in/out (option)
DB[3]: in</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>RGB_3-line 9bit serial I/F</td><td>DB[0]: in/out
DB[7:2]: in</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>RGB_4-line 8bit serial I/F</td><td>DB[0]: in/out
DB[7:2]: in</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>4-line 8-bit serial I/F</td><td>DB[0]: in/out
DB[2]: out (option)</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>80-8bit parallel I/F</td><td>DB[7:0]: in/out</td></tr>
</table>
MPU Parallel interface bus and serial interface select
If use RGB Interface must select serial interface.</td></tr>
<tr><td>RESX</td><td>I</td><td>MCU
(IOVCC/GND)</td><td>-This signal will reset the device and must be applied to properly initialize the chip.
-Signal is active low.</td></tr>
<tr><td>CSX</td><td>I</td><td>MCU
(IOVCC/GND)</td><td>-Chip select input pin.
Low enable. High disable.
-If not used, this pin should be connected to IOVCC.</td></tr>
<tr><td>DCX</td><td>I</td><td>MCU
(IOVCC/GND)</td><td>-Data/command selection pin in parallel interface.
When DCX='1', data is selected.
When DCX='0', command is selected.
-If not used, this pin should be connected to IOVCC.</td></tr>
<tr><td>RDX</td><td>I</td><td>MCU
(IOVCC/GND)</td><td>-Read enable in MCU parallel interface.
-SPI interface serial clock. (SCL)
- If not used, this pin should be connected to IOVCC.</td></tr>
<tr><td>WRX</td><td>I</td><td>MCU
(IOVCC/ GND)</td><td>-Write enable in MCU parallel interface.
-Dot clock for RGB interface. (DOTCLK)
- If not used, this pin should be connected to IOVCC.</td></tr>
<tr><td>DB[7:0]</td><td>I/O</td><td>MCU
(IOVCC/ GND)</td><td>-DB[7:0] are used as MCU parallel interface data bus.
-DB[7:0] are used as SPI interface data bus.
DB[0] is used as SDA in 8-/9-bit serial I/F.
DB[1:0] are used as SDA1/SDA2 in 2 data lane serial I/F.
-DB[7:0] are used as QSPI interface data bus.
Single: DB[0] is used as SDA0.
Dual: DB[1:0] are used as SDA0/SDA1.
Quad: DB[3:0] are used as SDA0/SDA1/SDA2/SDA3.</td></tr>
</table>

<table>
<tr><td></td><td></td><td></td><td>-DB[7:0] are used as RGB interface data bus.
DB[7:2] are used as RGB interface data bus.
DB[1] is used as DE signal.
- If not used, this pin should be connected to IOVCC or GND.</td></tr>
<tr><td>TE</td><td>O</td><td>MCU
(IOVCC/ GND)</td><td>-Tearing effect output pin to synchronize MPU to frame writing.
If not used, open this pin.</td></tr>
<tr><td>LEDPWM</td><td>O</td><td>MCU
(IOVCC/ GND)</td><td>-PWM output signal for backlight control.
If not used, open this pin.</td></tr>
<tr><td>VSYNC</td><td>I</td><td>MCU
(IOVCC/GND)</td><td>-Frame synchronizing signal for RGB interface operation.
- If not used, this pin should be connected to IOVCC or GND.</td></tr>
<tr><td>HSYNC</td><td>I</td><td>MCU
(IOVCC/ GND)</td><td>-Line synchronizing signal for RGB interface operation.
- If not used, this pin should be connected to IOVCC or GND.</td></tr>
<tr><td>PSWAP</td><td>I</td><td>DSI
(IOVCC/GND)</td><td>-Polarity change for DSI I/F
<table>
<tr><th>PSWAP</th><th>HS_CP</th><th>HS_CN</th><th>HS_D0P</th><th>HS_D0N</th></tr>
<tr><td>0</td><td>CLK+</td><td>CLK-</td><td>D0+</td><td>D0-</td></tr>
<tr><td>1</td><td>CLK-</td><td>CLK+</td><td>D0-</td><td>D0+</td></tr>
</table></td></tr>
<tr><td>HS_CKP
HS_CKN</td><td>I</td><td>DSI</td><td>-MIPI DSI Clock differential signal input pins.
-If not used, this pin should be connected to GND or open.</td></tr>
<tr><td>HS_D0P
HS_D0N</td><td>I</td><td>DSI</td><td>-MIPI-DSI Data differential signal input pins. (Data lane 0)
-If not used, this pin should be connected to GND or open.</td></tr>
</table>

Note1. When CSX='1', there is no influence to the parallel and serial interface.

6.3. Driver Output Pins

Pin Name	I/O	Descriptions
S1~ S540	O	Source output signals.. Leave the pin to open when not in use.
GCKR1~ GCKR10	O	Panel gate control signal. Leave the pin to open when not in use.
GCKL1~ GCKL10	O	Panel gate control signal. Leave the pin to open when not in use.
AVDD	O	Analog positive power.
AVEE	O	Analog negative power.
VGH	O	Output voltage from step-up circuit.
VGL	O	Output voltage from step-up circuit.
VGHPRE	O	Used for GIP EQ parking voltage.
VGHO_R	O	Output voltage from step-up circuit.
VGHO_L	O	Output voltage from step-up circuit.
VCOM VCOM_L	O	A power supply for the TFT-LCD common electrode.
LEDPWM	O	Output pin for PWM(Pulse width Modulation) signal of LED driving. If not used, open this pad.
TE	O	-Tearing effect output pin to synchronize MPU to frame writing. If not used, open this pin.

6.4. Other Pins

Pin Name	I/O	Descriptions
TESTI[2:0]	I	Test pin for internal function. If not used, let it open.
TESTO[7:0]	O	Test pin for internal function. If not used, let it open.
TEST_P	O	Analog test pin. If not used, let it open.
TEST_N	O	Analog test pin. If not used, let it open.
TEST_OSC	O	Test pin for internal function. If not used, let it open.

6.5. Maximum layout resistance

Name	Pin Definition	Maximum series resistance	Unit
IOVCC, VCI	Power supply	5	Ω
VSS, VSSA	Power supply	5	Ω
VPP	OTP Power supply	20	Ω
IM[2:0]	Input	100	Ω
RESX	Input	100	Ω
CSX, DCX	Input	100	Ω
WRX, RDX	Input	100	Ω
VSYNC, HSYNC, DE	Input	100	Ω
DB[7:0]	Input/ Output	100	Ω
TESTI[2:0]	Input	100	Ω
TE, LEDPWM	Output	100	Ω
TEST_P, TEST_N, TEST_O[7:0] TEST_OSC	Output	100	Ω
DUMMY	Output	100	Ω
VDDD	Output	5	Ω
VCOM, VCOM_L	Output	5	Ω
AVDD, AVEE	Output	10	Ω
VGH, VGL, VGHO_R/L, VGHPRE	Output	10	Ω
HS_D0P, HS_D0N, HS_CKP, HS_CKN	Input	10	Ω

7. Interface setting

IM2	IM1	IM0	Interface	Data Bus Selection
0	0	0	3-line 9bit serial I/F	DB[0]: in/out DB[2]: out (option)
0	0	1	MIPI I/F	D0P/D0N
0	1	0	2 data lane serial I/F	DB[0]: in/out DB[1]: in DB[2]: out (option)
0	1	1	QSPI I/F	DB[0]: in/out (option) DB[1]: in/out (default) DB[2]: in/out (option) DB[3]: in
1	0	0	RGB+3-line 9bit serial I/F	DB[0]: in/out DB[7:2]: in
1	0	1	RGB+4-line 8bit serial I/F	DB[0]: in/out DB[7:2]: in
1	1	0	4-line 8-bit serial I/F	DB[0]: in/out DB[2]: out (option)
1	1	1	80-8bit parallel I/F	DB[7:0]: in/out

7.1. MCU interfaces

JD9855 provides the 8-bit parallel system interface for 8080-I series, and 3-/4-line serial system interface for serial data input. The input system interface is selected by external pins IM [2:0] and the bit formal per pixel color order is selected by COLMOD(3Ah) register.

7.1.1. MCU interface selection

The selection of interface is done by setting external pins IM [2:0] as shown in the following table.

IM2	IM1	IM0	Interface	Data Bus Selection
0	0	0	3-line 9bit serial I/F	DB[0]: in/out DB[2]: out (option)
0	1	0	2 data lane serial I/F	DB[0]: in/out DB[1]: in DB[2]: out (option)
0	1	1	QSPI I/F	DB[0]: in/out (option) DB[1]: in/out (default) DB[2]: in/out (option) DB[3]: in
1	1	0	4-line 8-bit serial I/F	DB[0]: in/out DB[2]: out (option)
1	1	1	80-8bit parallel I/F	DB[7:0]: in/out

7.1.2. 8080-I Series Parallel Interface

JD9855 can be accessed via 8-bit MCU 8080-I series parallel interface. The chip select CSX (active low) is used to enable or disable JD9855 chip. The RESX (active low) is an external reset signal. WRX is the parallel data write enable, RDX is the parallel data read enable and DB[7:0] is parallel data bus.

JD9855 latches the input data at the rising edge of WRX signal. The DCX is the signal of data/command selection. When DCX='1', DB[7:0] bits are display RAM data or command's parameters. When DCX='0', DB[7:0] bits are commands.

The 8080-I series bi-directional interface can be used for communication between the MCU controller and LCD driver chip.
The selection of 8080-I series parallel interface is shown as the table in the following.

IM2	IM1	IM0	Interface	CSX	DCX	RDX	WRX	Function
1	1	1	8-bit parallel	0	0	1	↑	Write 8-bit command (DB[7:0])
				0	1	1	↑	Write 8-bit display data or 8-bit parameter (DB[7:0])
				0	1	↑	1	Read 8-bit display data (DB[7:0])
				0	1	↑	1	Read 8-bit parameter or status (DB[7:0])

7.1.2.1. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the DCX signal is driven to low level, then input data on the interface is interpreted as command information. The DCX signal also can be pulled high level when the data on the interface is GRAM data or command's parameter.

The following figure shows a write cycle for the 8080-I MCU interface.



Note: WRX is an unsynchronized signal (It can be stopped)

Figure. 7.1 8080-Series WRX Protocol



Figure. 7.2 8080-Series Parallel Bus Protocol, Write Register or Display RAM

7.1.2.2. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle, while the host processor reads the display module information on the rising edge of RDX signal. When the DCX signal is driven to low level, then input data on the interface is interpreted as command. The DCX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080-I MCU interface.



Note: RDX is an unsynchronized signal (It can be stopped)

Figure. 7.3 8080-Series RDX Protocol



Note: Read data is only valid when the DCX input is pulled high. If DCX is driven low during read then the display information outputs will be High-Z.

Figure. 7.4 8080-Series Parallel Bus Protocol, Read Register or Display RAM

7.1.3. Serial Interface

The selection of interface is done by IM [2:0] bits. Please refer to the Table in the following.

IM2	IM1	IM0	MCU-Interface Mode	Read back selection
0	0	0	3-line 9bit serial interface	Via the read instruction
0	1	1	QSPI interface	
1	1	0	4-line 8bit serial interface	

JD9855 supplies 3-lines/9-bit and 4-line/8-bit and Quad serial interfaces for communication between host and JD9855.

The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA). The 4-line serial mode consists of the Data/ Command selection input (DCX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA) for data transmission.

The Quad serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (DB[1]), input(DB[0],DB[2],DB[3]).

The data bus (DB[7:0]), which are not used, must be connected to IOVCC or GND. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.

7.1.3.1. Pin Description

3-line serial

Pin Name	Description
CSX	Chip selection signal
RDX (SCL)	Clock signal
DB[0] (SDA)	Serial input/output data

4-line serial

Pin Name	Description
CSX	Chip selection signal
DCX	Data is regarded as a command when DCX is low Data is regarded as a parameter or data when DCX is high
RDX (SCL)	Clock signal
DB[0] (SDA)	Serial input/output data

Quad serial interface

Pin Name	Description
CSX	Chip selection signal
RDX (SCL)	Clock signal
DB[0]	Serial input data lane 0
DB[1]	Serial input/output data lane 1
DB[2]	Serial input data lane 2
DB[3]	Serial input data lane 3

7.1.3.2. Write Cycle Sequence

The write mode of the interface means that host writes commands or data to JD9855. The 3-lines serial data packet contains a data/command select bit (DCX) and a transmission byte. If the DCX bit is “low”, the transmission byte is interpreted as a command byte. If the DCX bit is “high”, the transmission byte is stored as the display data RAM(Memory write command),or command register as parameter.

Any instruction can be sent in any order to JD9855 and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4-line serial interface.



Figure. 7.5 Serial interface data stream format

Host processor drives the CSX pin to low and starts by setting the DCX bit on SDA. The bit is read by JD9855 on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL, the next bit (D6) is set on SDA. If the optional DCX signal is used, a byte is eight read cycle width. The 3/4-line serial interface writes sequence described in the figure as below.



Figure. 7.6 3-line serial interface write protocol



Figure. 7.7 4-line serial interface write protocol





Figure. 7.8 Quad serial interface write protocol

7.1.3.3. Read Cycle Sequence

The read mode of interface means that the host reads register's parameter from JD9855. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. JD9855 latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.



Figure. 7.9 3-line serial interface read protocol



Figure. 7.10 4-line serial interface read protocol





Figure. 7.11 Quad serial interface read protocol

7.1.4. 2 Data Lane Interface

IM2	IM1	IM0	MCU-Interface Mode	Read back selection
0	1	0	2 data lane serial interface	Via the read instruction (8-bit, 24-bit and 32-bit read)

7.1.4.1. Pin Description

2 data lane serial

Pin Name	Description
CSX	Chip selection signal
RDX (SCL)	Clock signal
DB[0] (SDA)	Serial input/output data
DB[1]	Serial input data

7.1.4.2. Write Cycle Sequence

The command write protocol of 2-wire data lane serial interface is the same with the 3-line serial interface. Any instruction can be sent in any order to the driver. The MSB is transmitted first. The serial interface is initialized when CSX is high. In this state, SCL clock pulse or SDA data have no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission.



Figure. 7.12 3-line serial interface write protocol

7.1.4.3. Read Cycle Sequence

The read mode of 2-wire data lane serial interface is the same with the 3-line serial interface.
To achieve read function, the micro controller first has to send a command (read ID or register command)

and then the following byte is transmitted in the opposite direction. After that CSX is required to go to high before a new command is send (see the below figure). The driver samples the SDA (input data) at rising edge of SCL, but shifts SDA (output data) at the falling edge of SCL. Thus the micro controller is supported to read at the rising edge of SCL.

After the read status command has been sent, the SDA line must be set to tri-state no later than at the falling edge of SCL of the last bit.



Figure. 7.13 3-line serial interface read protocol

7.1.5.Data Transfer Break and Recovery

If there is a break in data transmission while transferring a Command or Parameter or Frame Memory Data before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte retransmitted when the chip select line (CSX) is next activated. See the following example:



If a 1 or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than re-transmitting the parameter that was interrupted, then the parameters that were successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown:



Figure. 7.14 Write interrupts recovery, case 1

If a 2 or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters that were successfully sent are stored and the other parameter of that command remains previous value.



Figure. 7.15 Write interrupts recovery, case 2

7.1.6.Data Transfer Pause

It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select pin (CSX) is released to high state after a whole byte of a frame memory data or multiple parameter data has been completed, then JD9855 will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters(if appropriate) or a new command when the chip select pin is next enabled as shown below.

This applies to the following 4 conditions:
1) Command-Pause-Command
2) Command-Pause-Parameter
3) Parameter-Pause-Command
4) Parameter-Pause-Parameter

7.1.6.1. Serial Interface Pause



7.1.6.2. Parallel Interface Pause



7.1.7. Data Transfer Mode

JD9855 can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.

7.1.7.1. Data Transfer Method 1

The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written.



7.1.7.2. Data Transfer Method 2

Image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.



Note 1: These methods are applied to all data transfer color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.

7.1.8. Display Module Data Color Coding

7.1.8.1. 3-Line Serial Interface

Different display data formats are available for three colors depth supported by the LCM listed below.
65k colors, RGB 5-6-5-bit input
262k colors, RGB 6-6-6-bit input

7.1.8.1.1. R 5-bit, G 6-bit, B 5-bit, 65,536 colors (3Ah=”05h”)



Note 1: Pixel data with the 16-bit color depth information

Note 2: The most significant bits are: Rx4, Gx5 and Bx4

Note 3: The least significant bits are: Rx0, Gx0 and Bx0

7.1.8.1.2. R 6-bit, G 6-bit, B 6-bit, 262,144 colors(3Ah=”06h”)



Note 1: Pixel data with the 18-bit color depth information

Note 2: The most significant bits are: Rx5, Gx5 and Bx5

Note 3: The least significant bits are: Rx0, Gx0 and Bx0

7.1.8.2. 4-Line Serial Interface

Different display data formats are available for three colors depth supported by the LCM listed below.
65k colors, RGB 5-6-5-bit input
262k colors, RGB 6-6-6-bit input

7.1.8.2.1. R 5-bit, G 6-bit, B 5-bit, 65,536 colors (3Ah=”05h”)



Note 1. pixel data with the 16-bit color depth information

Note 2. The most significant bits are: Rx4, Gx5 and Bx4

Note 3. The least significant bits are: Rx0, Gx0 and Bx0

7.1.8.2.2. R 6-bit, G 6-bit, B 6-bit, 262,144 colors(3Ah=”06h”)



Note 1: Pixel data with the 18-bit color depth information

Note 2: The most significant bits are: Rx5, Gx5 and Bx5

Note 3: The least significant bits are: Rx0, Gx0 and Bx0

7.1.8.3. 2 Data Lane Interface

Different display data formats are available for three colors depth supported by the LCM listed below.
65k colors, RGB 5-6-5-bit input
262k colors, RGB 6-6-6-bit input

7.1.8.3.1. R 5-bit, G 6-bit, B 5-bit, 65,536 colors (3Ah="05h")



Note 1: Pixel data with the 16-bit color depth information

Note 2: The most significant bits are: Rx4, Gx5 and Bx4

Note 3: The least significant bits are: Rx0, Gx0 and Bx0

7.1.8.3.2. R 6-bit, G 6-bit, B 6-bit, 262,144 colors(3Ah=”06h”)



Note 1: Pixel data with the 18-bit color depth information

Note 2: The most significant bits are: Rx5, Gx5 and Bx5

Note 3: The least significant bits are: Rx0, Gx0 and Bx0

7.1.8.4. Quad SPI (QSPI) Data interface

7.1.8.4.1. R 5-bit, G 6-bit, B 5-bit, 65,536 colors (3Ah="05h")



7.1.8.4.2. R 6-bit, G 6-bit, B 6-bit, 65,536 colors (3Ah="06h")



7.1.8.5. 8080-Ⅰ series 8-bit Parallel Interface

The 8080-I series 8-bit parallel interface of JD9855 can be used by setting IM[2:0]="111b". Different display data formats are available for three Colors depth supported by listed below.

- 65k colors, RGB 5,6,5-bit input.
- 262k colors, RGB 6,6,6-bit input.

7.1.8.5.1. R 5-bit, G 6-bit, B 5-bit, 65,536 colors (3Ah="05h")



Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green, and MSB=Bit 4, LSB=Bit 0 for Red and Blue data.

Note 2: 2-times transfer is used to transmit 1 pixel data with the 16-bit color depth information.

Note 3: '-' = Don't care – Can be set to '0' or '1'

7.1.8.5.2. R 6-bit, G 6-bit, B 6-bit, 262,144 colors(3Ah=”06h”)



Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-times transfer is used to transmit 1 pixel data with the 18-bit color depth information.

Note 3: '-' = Don't care – Can be set to '0' or '1'

7.2. RGB Interface

7.2.1. RGB Interface Selection

The color format selection of RGB Interface for JD9855 is selected by setting command 3Ah, DB[6:4].

3Ah, DB[6:4]	RGB Interface Mode	Data pins
110	6-bit 262K RGB Interface	DB[5:0]
101	6-bit 65K RGB Interface	DB[5:0]

7.2.2. RGB Color Format

JD9855 supports two kinds of RGB interface, DE mode and HV mode, and 6bit/18bit data format. When DE mode is selected and the VSYNC, HSYNC, DOTCLK, DE, D[7:0] pins can be used; when HV mode is selected and the VSYNC, HSYNC, DOTCLK, D[7:0] pins can be used. When using RGB interface, only serial interface can be selected.

7.2.2.1. 6-bit RGB interface

6-bit RGB interface hardware suggestion, IM[2:0]=100 or 101.

6 bits RGB interface+3-line serial I/F



6 bits RGB interface+4-line serial I/F



Write data for 6-bit/pixel (RGB 5-6-5-bit input), 65K-Colors



Write data for 6-bit/pixel (RGB 6-6-6-bit input), 262K-Colors



7.2.3. RGB Interface Definition

The display operation via the RGB interface is synchronized with the VSYNC, HSYNC, and DOTCLK signals. The data can be written only within the specified area with low power consumption by using window address function. The back porch and front porch are used to set the RGB interface timing.



Please refer to the following table for the setting limitation of RGB interface signals.

6 bit RGB interface

Parameters	Symbol	Min.	Typ.	Max.	Unit
Horizontal Sync. Width	HS	6	30	HS+HBP=93	Clock
Horizontal Sync. Back Porch	HBP	12	30		Clock
Horizontal Sync. Front Porch	HFP	6	60	-	Clock
Vertical Sync. Width	VS	2	4	VS+VBP=127	Line
Vertical Sync. Back Porch	VBP	2	4		Line
Vertical Sync. Front Porch	VFP	2	8	-	Line

Note: HS/HBP/HFP must be (Min + n*3) Clock

7.2.4. RGB Mode Selection

JD9855 supports two kinds of RGB interface, DE mode and HV mode. Each mode also can select with ram and without ram. The table shown below uses command B1h to select RGB interface mode.

DEM	DM[1:0]	RGB mode	Data Path
0	00	DE mode	Ram
0	11		Shift register (without Ram)
1	00	HV mode	Ram
1	11		Shift register (without Ram)

7.2.5. RGB Interface Timing

The timing chart of RGB interface DE mode is shown as follows



Note: The setting of front porch and back porch in host must match that in IC as this mode.

Figure. 7.16 Timing Chart of Signals in RGB Interface DE Mode

The timing chart of RGB interface HV mode is shown as follows.



Note: The setting of front porch and back porch in host must match that in IC as this mode.

Figure. 7.17 Timing chart of RGB interface HV mod

The following are the functions not available in RGB Input Interface mode.

Function	RGB Interface	I80 System Interface
Partial display	Not available	Available
Scroll function	Not available	Available

VSYNC, HSYNC, and DOTCLK signals must be supplied during a display operation period.
In RGB interface mode, the panel controlling signals are generated from DOTCLK, not the internal clock generated from the internal oscillator.
In 6-bit RGB interface mode, each of RGB dots are transferred in synchronization with DOTCLK signals. In other words, one pixel data needs to take three DOTCLKs to transfer.
In 6-bit RGB interface mode, the cycles of VSYNC, HSYNC, ENABLE, DOTCLK signals must be set correctly so that the data transfer is completed in units of pixels.

When switching between the internal operation mode and the external display interface operation mode, follow the sequences below in setting instruction.
In RGB interface mode, the front porch period continues until the next VSYNC input is detected after drawing one frame.
In RGB interface mode, a RAM address is set in the address counter every frame on the falling edge of VSYNC.

7.3. VSYNC Interface

JD9855 supports the VSYNC interface in synchronization with the frame-synchronizing signal VSYNC to display the moving picture with the 8080- Ⅰ system interface. When the VSYNC interface is selected to display a moving picture, the minimum RAM update speed is limited and the VSYNC interface is enabled by setting DM[1:0] = “10” and RM = “1”.



Figure. 7.18 Data transmission through VSYNC interface

In the VSYNC mode, the display operation is synchronized with the internal clock and VSYNC input and the frame rate is determined by the pulse rate of VSYNC signal. All display data are stored in GRAM to minimize total data transfer required for moving picture display.

7.3.1. VSYNC Interface Mode



Figure. 7.19 Operation for Leading Mode of VSYNC Interface



Figure. 7.20 Operation for Lagging Mode of VSYNC Interface

Notes:

1. The minimum RAM write speed must be satisfied and the frequency variation must be taken into consideration.

2. The display frame rate is determined by the VSYNC signal and the period of VSYNC must be longer than the scan period of an entire display.

3. When switching from the internal clock operation mode to the VSYNC interface mode or inversely, the switching starts from the next VSYNC cycle, i.e. after completing the display of the frame.

4. The partial display, vertical scroll are not available in VSYNC interface mode.

7.4. DSI system interface

The Display Serial Interface (DSI) specifies the interface between a host processor and a peripheral. DSI builds on existing MIPI Alliance specifications by adopting pixel formats and command set specified in DPI-2, DBI-2 and DCS standards.

Figure. 7.21 DSI transmitter and receiver interface shows a simplified DSI interface. DSI sends display data or commands to the peripheral, and can read back status or pixel information from the peripheral. The main difference is that DSI serializes all pixel data, commands, and events that, in traditional or legacy interfaces, are normally conveyed to and from the peripheral on a parallel data bus with additional control signals.



Figure. 7.21 DSI transmitter and receiver interface

A conceptual vide of DSI organizes the interface into several functional layers. A description of the layers follows and is also shown in Figure. 7.22.



Figure. 7.22 DSI Layer

PHY Layer: The PHY Layer specifies transmission medium (electrical conductors), the input/output circuitry and the clocking mechanism that captures “ones” and “zeroes” from the serial bit stream. Bit-level and byte-level synchronization mechanisms are included as part of the PHY.

Lane Management Layer: DSI is Lane-scalable for increased performance. The number of data signals may be 1, 2, 3, or 4 depending on the bandwidth requirements of the application. The transmitter side of the interface distributes the outgoing data stream to one or more Lanes (“distributor” function). On the receiving end, the interface collects bytes from the Lanes and merges them together into a recombined data stream that restores the original stream sequence (“merger” function).

Protocol Layer: At the lowest level, DSI protocol specifies the sequence and value of bits and bytes traversing the interface. It specifies how bytes are organized into defined groups called packets. The protocol defines required headers for each packet, and how header information is generated and interpreted. The transmitting side of the interface appends header and error-checking information to data being transmitted. On the receiving side, the header is stripped off and interpreted by corresponding logic in the receiver. Error-checking information may be used to test the integrity of incoming data. DSI protocol also documents how packets may be tagged for interleaving multiple command or data streams to separate destinations using a single DSI.

Application Layer: This layer describes higher-level encoding and interpretation of data contained in

the data stream. Depending on the display subsystem architecture, it may consist of pixels having a prescribed format, or of commands that are interpreted by the display controller inside a display module. The DSI specification describes the mapping of pixel values, commands and command parameters to bytes in the packet assembly.

7.4.1.Command mode, Video mode and Virtual Channel

DSI-compliant peripheral support either of two basic modes of operation: Command Mode and Video Mode. Which mode is used depends on the architecture and capabilities of the peripheral.

Typically, a peripheral is capable of Command Mode operation or Video Mode operation. Some Video Mode display modules also include a simplified form of Command Mode operation in which the display module may refresh its screen from a reduced-size, or partial, frame buffer, and the interface (DSI) to the host processor may be shut down to reduce power consumption.

Command Mode

Command Mode refers to operation in which transactions primarily take the form of sending commands and data to a peripheral, such as a display module, that incorporates a display controller. The display controller may include local registers and a frame buffer. Systems using Command Mode write to, and read from, the registers and frame buffer memory. The host processor indirectly controls activity at the peripheral by sending commands, parameters and data to the display controller. The host processor can also read display module status information or the contents of the frame memory. Command Mode operation requires a bidirectional interface.

Video Mode

Video Mode refers to operation in which transfers from the host processor to the peripheral take the form of a real-time pixel stream. In normal operation, the display module relies on the host processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode.

Some Video Mode architectures may include a simple timing controller and partial frame buffer, used to maintain a partial-screen or lower-resolution image in standby or Low Power Mode. This permits the interface to be shut down to reduce power consumption. To reduce complexity and cost, systems that only operate in Video Mode may use a unidirectional data path.

Virtual Channel Capability

While this specification only addresses the connection of a host processor to a single peripheral, DSI incorporates a virtual channel capability for communication between a host processor and multiple, physical display modules. Since interface bandwidth is shared between peripherals, there are constraints that limit the physical extent and performance of multiple-peripheral systems. The DSI protocol permits up to four virtual channels, enabling traffic for multiple peripherals to share a common DSI Link. The DSI specification makes no requirements on the specific value assigned to each virtual channel used to designate interlaced fields, For clarity, the first interlaced video field may be assigned as DI[7:6] = 2'b00 and the second interlaced video field may be assigned DI[7:6] = 2'b01.

7.4.2.Power-up Sequence Example



Figure. 7.23 Peripheral Power-Up Sequencing Example

7.4.3.DSI Format

Information is transferred between host processor and peripheral using one or more serial data signals and accompanying serial clock. The action of sending high-speed serial data across the bus is called a HS transmission or burst. Between transmissions, the differential data signal or Lane goes to a low-power state (LPS). Interfaces should be in LPS when they are not actively transmitting or receiving high-speed data. Figure. 7.24 shows the basic structure of a HS transmission. N is the total number of bytes sent in the transmission



Figure. 7.24 Basic HS Transmission Structure

Multi Lane Distribution and Merging

DSI is a Lane-scalable interface. Applications requiring more bandwidth than that provided by one Data Lane may expand the data path to two, three, or four Lanes wide and obtain approximately linear increases in peak bus bandwidth.

Multi-Lane implementations shall use a single common clock signal, shared by all Data Lanes. Conceptually, between the PHY and higher functional blocks is a layer that enables multi-Lane operation.

Since a HS transmission is composed of an arbitrary number of bytes that may not be an integer multiple of the number of Lanes, some Lanes may run out of data before others. Therefore, the Lane Management layer, as it buffers up the final set of less-than-N bytes, de-asserts its “valid data” signal into all Lanes for which there is no further data.

Although all Lanes start simultaneously with parallel SoTs, each Lane operates independently and may complete the HS transmission before the other Lanes, sending an EoT one cycle (byte) earlier.

The N PHYs on the receiving end of the Link collect bytes in parallel and feed them into the Lane Management layer. The Lane Management layer reconstructs the original sequence of bytes in the transmission. Figure. 7.25 & Figure. 7.26 illustrate a variety of ways a HS transmission can terminate for different number of Lanes and packet lengths.



Figure. 7.25 Two Lane HS Transmission Example



Figure. 7.26 Three Lane HS Transmission Example

7.4.4.DSI Protocol

On the transmitter side of a DSI Link, parallel data, signal events, and commands are converted in the Protocol layer to packets, following the packet organization documented in this section. The Protocol layer appends packet-protocol information and headers, and then sends complete bytes through the Lane Management layer to the PHY.

7.4.4.1. Multiple Packets per Transmission

In its simplest form, a transmission may contain one packet. If many packets are to be transmitted, the overhead of frequent switching between LPS and High-Speed Mode will severely limit bandwidth if packets are sent separately, e.g. one packet per transmission.

The DSI protocol permits multiple packets to be concatenated, which substantially boosts effective bandwidth. This is useful for events such as peripheral initialization, where many registers may be loaded with separate write commands at system startup.

There are two modes of data transmission, HS and LP transmission modes, at the PHY layer. Before a HS transmission can be started, the transmitter PHY issues a SoT sequence to the receiver. After that, data or command packets can be transmitted in HS mode. Multiple packets may exist within a single HS transmission and the end of transmission is always signaled at the PHY layer using a dedicated EoT sequence. In order to enhance the overall robustness of the system, DSI defines a dedicated EoT packet (EoTp) at the protocol layer for signaling the end of HS transmission. For backwards compatibility with earlier DSI systems, the capability of generating and interpreting this EoTp can be enabled or disabled. The method of enabling or disabling this capability is out of scope for this document.

The top diagram in Figure. 7.27 illustrates a case where multiple packets are being sent separately with EoTp support disabled. In HS mode, time gaps between packets shall result in separate HS transmissions for each packet, with a SoT, LPS, and EoT issued by the PHY layer between packets. This constraint does not apply to LP transmissions. The bottom diagram in Figure. 7.27 demonstrates a case where multiple packets are concatenated within a single HS transmission.



Figure. 7.27 HS Transmission Examples with EoTp disabled

Figure. 7.28 depicts HS transmission cases where EoTp generation is enabled. In the figure, EoT short packets are highlighted in red. The top diagram illustrates a case where a host is intending to send a short packet followed by a long packet using two separate transmissions. In this case, an additional EoT short packet is generated before each transmission ends. This mechanism provides a more robust environment, at the expense of increased overhead (four extra bytes per transmission) compared to cases where EoTp generation is disabled, i.e. the system only relies on the PHY layer EoT sequence for signaling the end of HS transmission. The overhead imposed by enabling EoTp can be minimized by sending multiple long and short packets within a single transmission as illustrated by the bottom diagram in Figure. 7.28.



Figure. 7.28 HS Transmission Examples with EoTp enabled

7.4.4.2. Endian Policy

All packet data traverses the interface as bytes. Sequentially, a transmitter shall send data LSB first, MSB last. For packets with multi-byte fields, the least significant byte shall be transmitted first unless otherwise specified. Figure. 7.29 shows a complete Long packet data transmission. Note, the figure shows the byte values in standard positional notation, i.e. MSB on the left and LSB on the right, while the bits are shown in chronological order with the LSB on the left, the MSB on the right and time increasing left to right.



Figure. 7.29 Endian Example (Long Packet)

7.4.5. Packet Structure

The first byte of the packet, the Data Identifier (DI), includes information specifying the type of the packet. Packet sizes fall into two categories:

Long packets specify the payload length using a two-byte Word Count field. Payloads may be from 0 to 216- 1 bytes long. Therefore, a Long packet may be up to 65,541 bytes in length. Long packets permit transmission of large blocks of pixel or other data.

Short packets are four bytes in length including the ECC. Short packets are used for most Command Mode commands and associated parameters. Other Short packets convey events like H Sync and V Sync edges. Because they are Short packets they can convey accurate timing information to logic at the peripheral.
The Set Maximum Return Packet Size command allows the host processor to limit the size of response packets coming from a peripheral.

7.4.5.1. Long Packet

Figure. 7.30 shows the structure of the Long packet. A Long packet shall consist of three elements: a 32-bit Packet Header (PH), an application-specific Data Payload with a variable number of bytes, and a 16-bit Packet Footer (PF). The Packet Header is further composed of three elements: an 8-bit Data Identifier, a 16-bit Word Count, and 8-bit ECC. The Packet Footer has one element, a 16-bit checksum. Long packets can be from 6 to 65,541 bytes in length.



Figure. 7.30 Long Packet Structure

The Data Identifier defines the Virtual Channel for the data and the Data Type for the application specific payload data.

The Word Count defines the number of bytes in the Data Payload between the end of the Packet Header and the start of the Packet Footer. Neither the Packet Header nor the Packet Footer shall be included in the Word Count.

The Error Correction Code (ECC) byte allows single-bit errors to be corrected and 2-bit errors to be detected in the Packet Header. This includes both the Data Identifier and Word Count fields.

After the end of the Packet Header, the receiver reads the next Word Count * bytes of the Data Payload. Within the Data Payload block, there are no limitations on the value of a data word, i.e. no embedded codes are used.

Once the receiver has read the Data Payload it reads the Checksum in the Packet Footer. The host processor shall always calculate and transmit a Checksum in the Packet Footer. Peripherals are not required to calculate a Checksum. Also note the special case of zero-byte Data Payload: if the payload has length 0, then the Checksum calculation results in (0xFFFF). If the Checksum is not calculated, the Packet Footer shall consist of two bytes of all zeros (0x0000). In the generic case, the length of the Data Payload shall be a multiple of bytes.

Each byte shall be transmitted least significant bit first. Payload data may be transmitted in any byte order restricted only by data format requirements. Multi-byte elements such as Word Count and Checksum shall be transmitted least significant byte first.

7.4.5.2. Short Packet

Figure. 7.31 shows the structure of the Short packet. A Short packet shall contain an 8-bit Data ID followed by two command or data bytes and an 8-bit ECC; a Packet Footer shall not be present. Short packets shall be four bytes in length. The Error Correction Code (ECC) byte allows single-bit errors to be corrected and 2-bit errors to be detected in the Short packet.



Figure. 7.31 Short Packet Structure

7.4.6. Common Packet Elements

Long and Short packets have several common elements that are described in this section

7.4.6.1. Data Identifier Byte

The first byte of any packet is the DI (Data Identifier) byte. Figure. 7.32 shows the composition of the Data Identifier (DI) byte. DI[7:6]: These two bits identify the data as directed to one of four virtual channels. DI[5:0]: These six bits specify the Data Type.



Figure. 7.32 Data Identifier Byte

7.4.6.2. Virtual Channel Identifier – VC field, DI[7:6]

A processor may service up to four peripherals with tagged commands or blocks of data, using the Virtual Channel ID field of the header for packets targeted at different peripherals. The Virtual Channel ID enables one serial stream to service two or more virtual peripherals by multiplexing packets onto a common transmission channel.

7.4.6.3. Data Type Field DT[5:0]

The Data Type field specifies if the packet is a Long or Short packet type and the packet format. The Data Type field, along with the Word Count field for Long packets, informs the receiver of how many bytes to expect in the remainder of the packet. This is necessary because there are no special packet start / end sync codes to indicate the beginning and end of a packet. This permits packets to convey arbitrary data, but it also requires the packet header to explicitly specify the size of the packet. When the receiving logic has counted down to the end of a packet, it shall assume the next data is either the header of a new packet or the EoT (End of Transmission) sequence.

7.4.6.4. ECC

The Error Correction Code allows single-bit errors to be corrected and 2-bit errors to be detected in the Packet Header. The host processor shall always calculate and transmit an ECC byte. Peripherals shall support ECC in both forward- and reverse-direction communications.

7.4.7. DSI packet

7.4.7.1. Processor-sourced Packets

The set of transaction types sent from the host processor to a peripheral, such as a display module, are shown in table 7.1.

Data Type (Hex)	Data Type (Binary)	Description	Packet Size
0x01	00 0001	Sync Event, V Sync Start	Short
0x11	01 0001	Sync Event, V Sync End	Short
0x21	10 0001	Sync Event, H Sync Start	Short
0x31	11 0001	Sync Event, H Sync End	Short
0x08	00 1000	End of Transmission packet (EoTp)	Short
0x02	00 0010	Color Mode (CM) Off Command	Short
0x12	01 0010	Color Mode (CM) On Command	Short
0x22	10 0010	Shut Down Peripheral Command	Short
0x32	11 0010	Turn On Peripheral Command	Short
0x03	00 0011	Generic Short WRITE, no parameters	Short
0x13	01 0011	Generic Short WRITE, 1 parameter	Short
0x23	10 0011	Generic Short WRITE, 2 parameters	Short
0x04	00 0100	Generic READ, no parameters	Short
0x14	01 0100	Generic READ, 1 parameter	Short
0x24	10 0100	Generic READ, 2 parameters	Short
0x05	00 0101	DCS Short WRITE, no parameters	Short
0x15	01 0101	DCS Short WRITE, 1 parameter	Short
0x06	00 0110	DCS READ, no parameters	Short
0x37	11 0111	Set Maximum Return Packet Size	Short
0x09	00 1001	Null Packet, no data	Long
0x19	01 1001	Blanking Packet, no data	Long
0x29	10 1001	Generic Long Write	Long
0x39	11 1001	DCS Long Write/write_LUT Command Packet	Long
0x0E	00 1110	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	Long
0x1E	01 1110	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
0x2E	10 1110	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
0x3E	11 1110	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long
0xX0 and 0xXF unspecified	xx 0000 xx 1111	DO NOT USE All unspecified codes are reserved	

Table 7.1 Data Types for supported Processor-sourced Packets

7.4.7.2. Pixel Stream, 16-bit Format, Long Packet

Packed Pixel Stream 16-Bit Format shown in Figure. 7.33 is a Long packet used to transmit image data formatted as 16-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte checksum. Pixel format is five bits red, six bits green, five bits blue, in that order. Within a color component, the LSB is sent first, the MSB last. The total line width (displayed plus non-displayed pixels) should be a multiple of two bytes.



Figure. 7.33 16-bit/pixel – RGB Color Format, Long Packet

7.4.7.3. Pixel Stream, 18-bit Format, Long Packet

Packed Pixel Stream 18-Bit Format (Packed) shown in Figure. 7.34 is a Long packet. It is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. Pixel format is red (6 bits), green (6 bits) and blue (6 bits), in that order. Within a color component, the LSB is sent first, the MSB last.

Note that pixel boundaries only align with byte boundaries every four pixels (nine bytes). Preferably, display modules employing this format have a horizontal extent (width in pixels) evenly divisible by four, so no partial bytes remain at the end of the display line data. If the active (displayed) horizontal width is not a multiple of four pixels, the transmitter shall send additional fill pixels at the end of the display line to make the transmitted width a multiple of four pixels. Peripheral will not display the fill pixels when refreshing the display device.



Figure. 7.34 18-bit /pixel (Packed) – RGB Color Format, Long Packet

7.4.7.4. Pixel Stream, 18-bit Loosely Format, Long Packet

In the 18-bit Pixel Loosely Packed format, each R, G, or B color component is six bits, but is shifted to the upper bits of the byte, such that the valid pixel bits occupy bits [7:2] of each byte as shown in Figure. 7.35. Bits [1:0] of each payload byte representing active pixels are ignored. As a result, each pixel requires three bytes as it is transmitted across the Link. This requires more bandwidth than the “packed” format, but requires less shifting and multiplexing logic in the packing and unpacking functions on each end of the Link. With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of three bytes.



Figure. 7.35 18-bit/pixel (Loosely Packed) – RGB Color Format, Long Packet

7.4.8. Peripheral to Processor Transmission

JD9855 has bidirectional capability for returning READ data, acknowledge, or error information to the host processor. BTA shall take place after every peripheral-to-processor transaction. This returns bus control to the host processor following the completion of the LP transmission from the peripheral. Peripheral-to-processor transactions are of four basic types:

Tearing Effect (TE) is a Trigger message sent to convey display timing information to the host processor. Trigger messages are single byte packets sent by a peripheral's PHY layer in response to a signal from the DSI protocol layer.

Acknowledge is a Trigger Message sent when the current transmission, as well as all preceding transmissions since the last peripheral to host communication, i.e. either triggers or packets, is received by the peripheral with no errors.

Acknowledge and Error Report is a Short packet sent if any errors were detected in preceding transmissions from the host processor. Once reported, accumulated errors in the error register are cleared.

Response to Read Request may be a Short or Long packet that returns data requested by the preceding READ command from the processor.

7.4.8.1. Appropriate Responses to Commands and ACK Requests

In general, if the host processor completes a transmission to the peripheral with BTA asserted, the peripheral shall respond with one or more appropriate packet(s), and then return bus ownership to the host processor. If BTA is not asserted following a transmission from the host processor, the peripheral shall not communicate an Acknowledge or error information back to the host processor.

Interpretation of processor-to-peripheral transactions with BTA asserted, and the expected responses, are as follows:

•Following a non-Read command, the peripheral shall respond with Acknowledge if no errors were detected and stored since the last peripheral to host communication, i.e. either triggers or packets.

•Following a Read request, the peripheral shall send the requested READ data if no errors were detected and stored since the last peripheral to host communication, i.e. either triggers or packets.

•Following a Read request if only a single-bit ECC error was detected and corrected, the peripheral shall send the requested READ data in a Long or Short packet, followed by a 4-byte Acknowledge and Error Report packet in the same LP transmission. The Error Report shall have the ECC Error – Single Bit flag set, as well as any error bits from any preceding transmissions stored since the last peripheral to host communication.

•Following a non-Read command if only a single-bit ECC error was detected and corrected, the peripheral shall proceed to execute the command, and shall respond to BTA by sending a 4-byte Acknowledge and Error Report packet. The Error Report shall have the ECC Error – Single Bit flag set, as well as any error bits from any preceding transmissions stored since the last peripheral to host communication.

•Following a Read request, if multi-bit ECC errors were detected and not corrected, the peripheral shall send a 4-byte Acknowledge and Error Report packet without sending Read data. The Error Report shall have the ECC Error – Multi-Bit flag set, as well as any error bits from any preceding transmissions stored since the last peripheral to host communication.

•Following a non-Read command, if multi-bit ECC errors were detected and not corrected, the peripheral shall not execute the command, and shall send a 4-byte Acknowledge and Error Report packet. The Error Report shall have the ECC Error – Multi-Bit flag set, as well as any error bits from any preceding transmissions stored since the last peripheral to host communication.

•Following any command, if SoT Error, SoT Sync Error or DSI VC ID Invalid or DSI protocol violation was detected, or the DSI command was not recognized, the peripheral shall send a 4-byte Acknowledge and Error Report response, with the appropriate error flags set, as well as any error bits from any preceding transmissions stored since the last peripheral to host communication, in the two-byte error field. Only the Acknowledge and Error Report packet shall be transmitted; no read or write accesses shall take place on the peripheral in response.

•Following any command, if EoT Sync Error or LP Transmit Sync Error is detected, or a checksum error is detected in the payload, the peripheral shall send a 4-byte Acknowledge and Error Report packet with the appropriate error flags set, as well as any error bits from any preceding transmissions stored since the last peripheral to host communication. For a read command, only the Acknowledge and Error Report packet shall be transmitted; no read data shall be sent by the peripheral in response.

Once reported to the host processor, all errors documented in this section are cleared from the Error Register.

7.4.8.2. Peripheral-to-Processor Packet Description

Table7.2 presents the complete set of peripheral-to-processor Data Types.

Data Type (Hex)	Data Type (Binary)	Description	Packet Size
0x02	00 0010	Acknowledge and Error Report	Short
0x08	00 1000	End of Transmission packet	Short
0x1C	01 1100	DCS Long READ Response	Long

Table 7.2 Data Types for Peripheral-sourced Packets

7.4.9. Format of Acknowledge and Error Report and Read Response Data Type

Acknowledge is sent using a Trigger message.
•Byte 0: 00100001 (shown here in first bit [left] to last bit [right] sequence)

Response to Read Request returns data requested by the preceding READ command from the processor. These may be short or Long packets. The format for short READ packet responses is:
•Byte 0: Data Identifier (Virtual Channel ID + Data Type)
•Bytes 1, 2: READ data, may be one or two bytes. For single byte parameters, the parameter shall be returned in Byte 1 and Byte 2 shall be set to 0x00.
•ECC byte covering the header

Acknowledge and Error Report confirms that the preceding command or data sent from the host processor to a peripheral was received, and indicates what types of error were detected on the transmission and any preceding transmissions. Note that if errors accumulate from multiple preceding transmissions, it may be difficult or impossible to identify which transmission contained the error. This message is a Short packet of four bytes, taking the form:
•Byte 0: Data Identifier (Virtual Channel ID + Acknowledge Data Type)
•Byte 1: Error Report bits 0-7
•Byte 2: Error Report bits 8-15
•ECC byte covering the header

An error report is a Short packet comprised of two bytes following the DI byte, with an ECC byte following the Error Report bytes. By convention, detection and reporting of each error type is signified by setting the corresponding bit to “1”. Table 7.3 shows the bit assignment for all error reporting.

Bit	Description
0	SoT Error
1	SoT Sync Error
2	EoT Sync Error
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	Peripheral Timeout Error
6	False Control Error
7	Contention Detected
8	ECC Error, Single-bit (detected and corrected)
9	ECC Error, Multi-bit (detected, not corrected)
10	Checksum Error (Long packet only)
11	DSI Data Type Not Recognized
12	DSI VC ID Invalid
13	Invalid Transmission Length
14	Reserved
15	DSI Protocol Violation

Table 7.3 Error Report Bit Definitions

The first eight bits, bit 0 through bit 7, are related to the physical layer errors. Bits 8 and 9 are related to single-bit and multi-bit ECC errors. The remaining bits indicate DSI protocol-specific errors.

7.4.10. Video Mode Interface Timing

Video Mode peripherals require pixel data delivered in real time. This section specifies the format and timing of DSI traffic for this type of display module.

7.4.10.1. Transmission Packet Sequences

DSI supports several formats, or packet sequences, for Video Mode data transmission. In the following sections, Burst Mode refers to time-compression of the RGB pixel (active video) portion of the transmission. In addition, these terms are used throughout the following sections:

•**Non-Burst Mode with Sync Pulses –** enables the peripheral to accurately reconstruct original video timing, including sync pulse widths.

•**Non-Burst Mode with Sync Events –** similar to above, but accurate reconstruction of sync pulse widths is not required, so a single Sync Event is substituted.

•**Burst mode –** RGB pixel packets are time-compressed, leaving more time during a scan line for LP mode (saving power) or for multiplexing other transmissions onto the DSI link.

In the following figures the Blanking or Low-Power Interval (BLLP) is defined as a period during which video packets such as pixel-stream and sync event packets are not actively transmitted to the peripheral.

To enable PHY synchronization the host processor should periodically end HS transmission and drive the Data Lanes to the LP state. This transition should take place at least once per frame; shown as LPM in the figures in this section. The host processor should return to LP state once per scanline during the horizontal blanking time.

During the BLLP the DSI Link may do any of the following:

•Remain in Idle Mode with the host processor in LP-11 state and the peripheral in LP-RX

•Transmit one or more non-video packets from the host processor to the peripheral using Escape Mode

•Transmit one or more non-video packets from the host processor to the peripheral using HS Mode

•If the previous processor-to-peripheral transmission ended with BTA, transmit one or more packets from the peripheral to the host processor using Escape Mode

•Transmit one or more packets from the host processor to a different peripheral using a different Virtual Channel ID

The sequence of packets within the BLLP or RGB portion of a HS transmission is arbitrary. The host processor may compose any sequence of packets, including iterations, within the limits of the packet format definitions. For all timing cases, the first line of a frame shall start with VSS; all other lines shall start with VSE or HSS. Note that the position of synchronization packets, such as VSS and HSS, in time is of utmost importance since this has a direct impact on the visual performance of the display panel.

Normally, RGB pixel data is sent with one full scan line of pixels in a single packet.

Transmission packet components used in the figures in this section are defined in Figure. 7.36 unless otherwise specified.



Figure. 7.36 Video Mode Interface Timing Legend

If a peripheral timing specification for HBP or HFP minimum period is zero, the corresponding Blanking Packet may be omitted. If the HBP or HFP maximum period is zero, the corresponding blanking packet shall be omitted.

7.4.10.2. Non-Burst sync pulse mode

With this format, the goal is to accurately convey DPI-type timing over the DSI serial Link. This includes matching DPI pixel-transmission rates, and widths of timing events like sync pulses. Accordingly, synchronization periods are defined using packets transmitting both start and end of sync pulses. An example of this mode is shown in Figure. 7.37.



Figure. 7.37 Video Mode Timing: Non-Burst Transmission with Sync Start and End

Normally, periods shown as HSA (Horizontal Sync Active), HBP (Horizontal Back Porch) and HFP (Horizontal Front Porch) are filled by Blanking Packets, with lengths (including packet overhead) calculated to match the period specified by the peripheral's data sheet. Alternatively, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power. During HSA, HBP and HFP periods, the bus should stay in the LP-11 state.

7.4.10.3. Non-Burst sync event mode

This mode is a simplification of the “Non-Burst Mode with Sync Pulses” format. Only the start of each synchronization pulse is transmitted. The peripheral may regenerate sync pulses as needed from each Sync Event packet received. An example of this mode is shown in Figure. 7.38.



Figure. 7.38 Video Mode Timing: Non-burst Transmission with Sync Events

As with the previous Non-Burst Mode, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

7.4.10.4. Burst mode

In this mode, blocks of pixel data can be transferred in a shorter time using a time-compressed burst format. This is a good strategy to reduce overall DSI power consumption, as well as enabling larger blocks of time for other data transmissions over the Link in either direction.

Following HS pixel data transmission, the bus may stay in HS Mode for sending blanking packets or go to Low Power Mode, during which it may remain idle, i.e. the host processor remains in LP-11 state, or LP transmission may take place in either direction. If the peripheral takes control of the bus for sending data to the host processor, its transmission time shall be limited to ensure data underflow does not occur from its internal buffer memory to the display device. An example of this mode is shown in Figure. 7.39.



Figure. 7.39 Video Mode Timing: Burst Transmission

Similar to the Non-Burst Mode scenario, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

7.4.11. Error-Correcting Code and Checksum

7.4.11.1. Burst mode

MIPI DSI uses Hamming Code Theory as ECC generate rule. The parity of each bits in ECC are showed as below.

P7=0
P6=0
P5=D10^D11^D12^D13^D14^D15^D16^D17^D18^D19^D21^D22^D23
P4=D4^D5^D6^D7^D8^D9^D16^D17^D18^D19^D20^D22^D23
P3=D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23
P2=D0^D2^D3^D5^D6^D9^D11^D12^D15^D18^D20^D21^D22
P1=D0^D1^D3^D4^D6^D8^D10^D12^D14^D17^D20^D21^D22^D23
P0=D0^D1^D2^D4^D5^D7^D10^D11^D13^D16^D20^D21^D22^D23

ECC is generated from the twenty-four bits with in the Packet Header as illustrated in Figure. 7.40, which also serves as an ECC calculation example.



Figure. 7.40 24-bit ECC generation Example

7.4.11.2. Checksum Generation for Long Packet Payloads

To detect errors in transmission of Long packets, a checksum is calculated over the payload portion of the data packet. Note that, for the special case of a zero- length payload, the 2-byte checksum is set to 0xFFFF. The checksum shall be realized as a 16-bit CRC with a generator polynomial of x^16+x^12+x^5+x^0

The transmission of the checksum is illustrated in Figure. 7.41. The LS byte is sent first, followed by the MS byte. Note that within the byte, the LS bit is sent first.



Figure. 7.41 Checksum Transmission

The CRC implementation is presented in Figure. 7.42. The CRC shift register shall be initialized to 0xFFFF before packet data enters. Packet data not including the Packet Header then enters as a bitwise data stream from the left, LS bit first. Each bit is fed through the CRC shift register before it is passed to the output for transmission to the peripheral. After all bytes in the packet payload have passed through the CRC shift register, the shift register contains the checksum. C15 contains the checksum's MSB and C0 the LSB of the 16-bit checksum. The checksum is then appended to the data stream and sent to the receiver. The receiver uses its own generated CRC to verify that no errors have occurred in transmission.



Figure. 7.42 16-bit CRC Generation Using a Shift Register

7.4.12. DPHY

7.4.12.1. Lane Module

A PHY configuration contains a Clock Lane Module and one or more Data Lane Modules. Each of these PHY Lane Modules communicates via two Lines to a complementary part at the other side of the Lane Interconnect. Each Lane Module consists of one or more differential High-Speed functions utilizing both interconnect wires simultaneously, one or more single-ended Low-Power functions operating on each of the interconnect wires individually, and control & interface logic. For proper operation, the set of functions in the Lane Modules on both sides of the Lane Interconnect has to be matched.

7.4.12.2. Lane Module Type of Clock Lane and Data0

The required functions in a Lane Module depend on the Lane type and which side (master or slave) of the Lane Interconnect the Lane Module is located. There are three main Lane types: Clock Lane, Unidirectional Data Lane and Bi-directional Data Lane. Several PHY configurations can be constructed with these Lane types. In JD9855 Below show the lane module architecture of each lane.



Figure. 7.43 Lane Module Type

7.4.12.3. Master and Slave

Each Link has a Master and a Slave side. The Master provides the High-Speed DDR Clock signal to the Clock Lane and is the main data source. The Slave receives the clock signal at the Clock Lane and is the main data sink. The main direction of data communication, from source to sink, is denoted as the Forward direction. Data communication in the opposite direction is called Reverse transmission. Only bi-directional Data Lanes can transmit in the Reverse direction. In all cases, the Clock Lane remains in the Forward direction, but bi-directional Data Lane(s) can be turned around, sourcing data from the Slave side.

JD9855 serves as Slave side.

7.4.12.4. Lane States and Line Levels

Transmitter functions determine the Lane state by driving certain Line levels. During normal operation either a HS-TX or a LP-TX is driving a Lane. A HS-TX always drives the Lane differentially. The two LP-TX's drive the two Lines of a Lane independently and single-ended. This results in two possible High- Speed Lane states and four possible Low-Power Lane states. The High-Speed Lane states are Differential- 0 and Differential-1. The interpretation of Low-Power Lane states depends on the mode of operation. The LP-Receivers shall always interpret both High-Speed differential states as LP-00.



Figure. 7.44 Line Levels

The Stop state has a very exclusive and central function. If the Line levels show a Stop state for the minimum required time, the PHY state machine shall return to the Stop state regardless of the previous state. This can be in RX or TX mode depending on the most recent operating direction. Table 7.4 lists all the states that can appear on a Lane during normal operation. All LP state periods shall be at least TLPX in duration. State transitions shall be smooth and exclude glitch effects. A clock signal can be reconstructed by exclusive-ORing the Dp and Dn Lines. Ideally, the reconstructed clock has a duration of at least 2*TLPX, but may have a duty cycle other than 50% due to signal slope and trip levels effects.

Start Code	Line Voltage Levels		High-Speed	Low-Power	
	Dp-Line	Dn-Line	Burst Mode	Control Mode	Escape Mode
HS-0	HS Low	HS High	Differential-0	N/A	N/A
HS-1	HS High	HS Low	Differential-1	N/A	N/A
LP-00	LP Low	LP Low	N/A	Bridge	Space
LP-01	LP Low	LP High	N/A	HS-Rqst	Mark-0
LP-10	LP High	LP Low	N/A	LP-Rqst	Mark-1
LP-11	LP High	LP High	N/A	Stop	N/A

Table 7.4 Lane State Descriptions

7.4.12.5. Bi-directional Data Lane Turnaround

The transmission direction of a bi-directional Data Lane can be swapped by means of a Link Turnaround procedure. This procedure enables information transfer in the opposite direction of the current direction. The procedure is the same for either a change from Forward-to-Reverse direction or Reverse-to-Forward direction. Notice that Master and Slave side shall not be changed by Turnaround.

Figure. 7.45 shows the Turnaround procedure graphically.



Figure. 7.45 Turnaround Procedure

7.4.12.6. Escape Mode

Escape mode is a special mode of operation for Data Lanes using Low-Power states. With this mode some additional functionality becomes available. A Data Lane shall enter Escape mode via an Escape mode Entry procedure (LP-11, LP-10, LP-00, LP-01, LP-00). As soon as the final Bridge state (LP-00) is observed on the Lines the Lane shall enter Escape mode in Space state (LP-00). If an LP-11 is detected at any time before the final Bridge state (LP-00), the Escape mode Entry procedure shall be aborted and the receive side shall wait for, or return to, the Stop state.

For Data Lanes, once Escape mode is entered, the transmitter shall send an 8-bit entry command, by Spaced-One-Hot coding, to indicate the requested action. Table 7.5 lists all supported Escape mode commands and actions.

Spaced-One-Hot coding means that each Mark state is interleaved with a Space state. Each symbol consists therefore of two parts: a One-Hot phase (Mark-0 or Mark-1) and a Space phase. The TX shall send Mark-0 followed by a Space to transmit a ‘zero-bit’ and it shall send a Mark-1 followed by a Space to transmit a ‘one-bit’. A Mark that is not followed by a Space does not represent a bit. The last phase before exiting Escape mode with a Stop state shall be a Mark-1 state that is not part of the communicated bits, as it is not followed by a Space state.



Figure. 7.46 Trigger-Reset Command in Escape Mode

Escape Mode Action	Command Type	Entry Command Pattern (first bit transmitted to last bit transmitted)
Low-Power Data Transmission	mode	11100001
Ultra-Low power State	mode	00011110
Reset-Trigger	Trigger	01100010
TE-Trigger	Trigger	01011101
Acknowledge	Trigger	00100001

Table 7.5 Escape Entry Codes

7.4.12.7. Remote Trigger

Trigger signaling is the mechanism to send a flag to the protocol at the receiving side, on request of the protocol on the transmitting side. This can be either in the Forward or Reverse direction depending on the direction of operation and available Escape mode functionality. Trigger signaling requires Escape mode capability and at least one matching Trigger Escape Entry Command on both sides of the interface. Any bit received after a Trigger Command but before the Lines go to Stop state shall be ignored. Therefore, dummy bytes can be concatenated in order to provide Clock information to the receive side.

7.4.12.8. Remote Trigger

If the Escape mode Entry procedure is followed-up by the Entry Command for Low-Power Data Transmission (LPDT), Data can be communicated by the protocol at low speed, while the Lane remains in Low-Power mode. Data shall be encoded on the lines with the same Spaced-One-Hot code as used for the Entry Commands. The data is self-clocked by the applied bit encoding and does not rely on the Clock Lane. The Lane can pause while using LPDT by maintaining a Space state on the Lines. A Stop state on the Lines stops LPDT, exits Escape mode, and switches the Lane to Control mode. The last phase before Stop state shall be a Mark-1 state, which does not represent a data-bit. At the end of LPDT the Lane shall return to the Stop state.



Figure. 7.47 Two Data Byte Low-Power Data Transmission Example

7.4.12.9. Ultra-Low Power State(ULPS)

If the Ultra-Low Power State Entry Command is sent after an Escape mode Entry command, the Lane shall enter the Ultra-Low Power State (ULPS). This command shall be flagged to the receive side Protocol. During this state, the Lines are in the Space state (LP-00). Ultra-Low Power State is exited by means of a Mark-1 state with a length TWAKEUP followed by a Stop state.

7.4.12.10. TE Trigger

A Command Mode display module has its own timing controller and local frame buffer for display refresh. In some cases the host processor needs to be notified of timing events on the display module, e.g. the start of vertical blanking or similar timing information. In a traditional parallel-bus interface like DBI-2, a dedicated signal wire labeled TE (Tearing Effect) is provided to convey such timing information to the host processor. In a DSI system, the same information, with reasonably low latency, shall be transmitted from the display module to the host processor when requested, using the bidirectional Data Lane.

For polling to the display module, the host processor shall detect the current scan line information with a DCS command such as get_scan_line to avoid Tearing Effects. For TE-reporting from the display module, the TE-reporting function is enabled and disabled by three DCS commands to the display module's controller: set_tear_on, set_tear_scanline, and set_tear_off.

set_tear_on and set_tear_scanline are sent to the display module as DSI Data Type 0x15 (DCS Short Write, one parameter) and DSI Data Type 0x39 (DCS Long Write/write_LUT), respectively. The host processor ends the transmission with Bus Turn-Around asserted, giving bus possession to the display module. Since the display module's DSI Protocol layer does not interpret DCS commands, but only passes them through to the display controller, it responds with a normal Acknowledge and returns bus possession to the host processor. In this state, the display module cannot report TE events to the host processor since it does not have bus possession.

To enable TE-reporting, the host processor shall give bus possession to the display module without an accompanying DSI command transmission after TE reporting has been enabled. This is accomplished by the host processor's protocol logic asserting (internal) Bus Turn-Around signal to its D-PHY functional block. The PHY layer will then initiate a Bus Turn-Around sequence in LP mode, which gives bus possession to the display module.

Since the timing of a TE event is, by definition, unknown to the host processor, the host processor shall give bus possession to the display module and then wait for up to one video frame period for the TE response. During this time, the host processor cannot send new commands, or requests to the display module, because it does not have bus possession.

When the TE event takes place the display module shall send TE event information in LP mode using a specified trigger message available with D-PHY protocol via the following sequence:
•The display module shall send the LP Escape Mode sequence
•The display module shall then send the trigger message byte 01011101 (shown here in first bit to last bit sequence)
•The display module shall then return bus possession to the host processor
This Trigger Message is reserved by DSI for TE signaling only and shall not be used for any other purpose in a DSI-compliant interface.

7.4.13. High Speed Transmission

7.4.13.1. Burst Payload Data

The payload data of a burst shall always represent an integer number of payload data bytes with a minimum length of one byte. Note that for short bursts the Start and End overhead consumes much more time than the actual transfer of the payload data. There is no maximum number of bytes implied by the PHY. However, in the PHY there is no autonomous way of error recovery during a HS data burst and the practical BER will not be zero. Therefore, it is important to consider for every individual protocol what the best choice is for maximum burst length.

7.4.13.2. Burst Payload Data

After a Transmit request, a Data Lane leaves the Stop state and prepares for High-Speed mode by means of a Start-of-Transmission (SoT) procedure. Table 7.6 describes the sequence of events on TX and RX side.

TX Side	RX Side
Drives Stop state (LP-11)	Observes Stop state
Drives HS-Rqst state (LP-01) for time T_{LPX}	Observes transition from LP-11 to LP-01 on the Lines
Drives Bridge state (LP-00) for time $T_{HS-PREPARE}$	Observes transition from LP-01 to LP-00 on the Lines, enables Line Termination after time $T_{D-TERM-EN}$
Enables High-Speed driver and disables Low-Powerdrivers simultaneously.	
Drives HS-0 for a time $T_{HS-ZERO}$	Enables HS-RX and waits for timer $T_{HS-SETTLE}$ to expire in order to neglect transition effects
	Starts looking for Leader-Sequence
Inserts the HS Sync-Sequence ‘00011101’ beginning on a rising Clock edge	
	Synchronizes upon recognition of Leader Sequence ‘011101’
Continues to Transmit High-Speed payload data	
	Receives payload data

Table 7.6 Start-of-Transmission Sequence

7.4.13.3. End-of-Transmission

At the end of a Data Burst, a Data Lane leaves High-Speed Transmission mode and enters the Stop state by means of an End-of-Transmission (EoT) procedure. Table 7.7 shows a possible sequence of events during the EoT procedure. Note, EoT processing may be handled by the protocol or by the D-PHY

TX Side	RX Side
Completes Transmission of payload data	Receives payload data
Toggles differential state immediately after last payload data bit and keeps that state for a time $T_{HS-TRAIL}$	
Disables the HS-TX, enables the LP-TX, and drives Stop state (LP-11) for a time $T_{HS-EXIT}$	Detects the Lines leaving LP-00 state and entering Stop state (LP-11) and disables Termination
	Neglect bits of last period $T_{HS-SKIP}$ to hide transition effects
	Detect last transition in valid Data, determine last valid Data byte and skip trailer sequence

Table 7.7 End-of-Transmission Sequence

7.4.13.4. High Speed Data Transmission

Figure. 7.48 shows the sequence of events during the transmission of a Data Burst. Transmission can be started and ended independently for any Lane by the protocol. However, for most applications the Lanes will start synchronously but may end at different times due to an unequal amount of transmitted bytes per Lane.



Figure. 7.48 High-Speed Data Transmission in Bursts

7.4.13.5. High Speed Clock Transmission

In High-Speed mode the Clock Lane provides a low-swing, differential DDR (half-rate) clock signal from Master to Slave for High-Speed Data Transmission. The Clock signal shall have quadrature-phase with respect to a toggling bit sequence on a Data Lane in the Forward direction and a rising edge in the center of the first transmitted bit of a burst. The detail Clock Start and Stop procedures are shown in Figure. 7.49.



Figure. 7.49 Switching the Clock Lane between Transmission and Low-Power Mode

7.4.14. System Power state

Each Lane within a PHY configuration, that is powered and enabled, has potentially three different power consumption levels: High-Speed Transmission mode, Low-Power mode and Ultra-Low Power State.

7.4.14.1. Initialization

After power-up, the Slave side PHY shall be initialized when the Master PHY drives a Stop State (LP-11) for a period longer then TINIT. The first Stop state longer than the specified TINIT is called the Initialization period. The Master side shall ensure that a Stop State longer than TINIT does not occur on the Lines before the Master is initialized.

TINIT must larger than 500us.

7.4.14.2. Global Operation Flow Diagram

Figure. 7.50 shows the operational flow diagram for a Data Lane Module. Within both TX and RX four main processes can be distinguished: High-Speed Transmission, Escape mode, Turnaround, and Initialization.



Figure. 7.50 Data Lane Module State Diagram

Figure. 7.51 shows the state diagram for a Clock Lane Module. The Clock Lane Module has four major operational states: Init (of unspecified duration), Low-Power Stop state, Ultra-Low Power state, and High- Speed clock transmission.



Figure. 7.51 Clock Lane Module State Diagram

8. Function Description

8.1. Memory to Display Address Mapping

8.1.1. Normal Display On or Partial Mode On, Vertical Scroll Off

In this mode, contents of the frame memory within an area where column pointer is 00h to 167h and page pointer is 00h to 185h is displayed.
To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0,0).



8.1.2.Vertical Scroll mode

There are one type of vertical scrolling, which are determined by the commands “Vertical Scrolling Definition” (33h) and “Vertical Scrolling Start Address” (37h).



Memory content



Rolling scrolling

When Vertical Scrolling Definition Parameters (TFA+VSA+BFA)=390. In this case, 'rolling' scrolling is applied as shown below.

Example 1: TFA=2, VSA=386, BFA=2, VSP=2 when MADCTL Bit B4(ML)=0



Example 2: TFA=2, VSA=386, BFA=2, VSP=3 when MADCTL Bit B4(ML)=0



Example 3: TFA=2, VSA=386, BFA=2, VSP=4 when MADCTL Bit B4(ML)=0



Note: When Vertical Scrolling Definition Parameters (TFA+VSA+BFA)≠390, Scrolling Mode is undefined.

8.1.3. Vertical Scroll example

8.1.3.1. Case1: TFA+VSA+BFA≠390

N/A. Do not set TFA+VSA+BFA≠390, or unexpected picture will be shown.

8.1.3.2. Case2: TFA+VSA+BFA = 390

Example 1. When TFA=0, VSA=390, BFA=0 and VSCRSADD=80.
MADCTL B4(ML) = "0"



MADCTL B4(ML) = "1"



Example 2. When TFA=80, VSA=310, BFA=0 and VSCRSADD=160.

MADCTL B4(ML) = "0"



MADCTL B4(ML) = "1"



8.2. MCU to memory write/read direction



The data is written in the order illustrated above. The Counter which dictates where in the physical memory the data is to be written is controlled by “Memory Data Access Control” Command(36h), Bits B5, B6, B7(MV, MX, MY) as described below.



B5	B6	B7	CASET	PASET
0	0	0	Direct to Physical Column Pointer	Direct to Physical Page Pointer
0	0	1	Direct to Physical Column Pointer	Direct to (389-Physical Page Pointer)
0	1	0	Direct to (359-Physical Column Pointer)	Direct to Physical Page Pointer
0	1	1	Direct to (359-Physical Column Pointer)	Direct to (389-Physical Page Pointer)
1	0	0	Direct to Physical Page Pointer	Direct to Physical Column Pointer
1	0	1	Direct to (389-Physical Page Pointer)	Direct to Physical Column Pointer
1	1	0	Direct to Physical Page Pointer	Direct to (359-Physical Column Pointer)
1	1	1	Direct to (389-Physical Page Pointer)	Direct to (359-Physical Column Pointer)

For each image orientation, the controls for the column and page counters apply as below:

Condition	Column Counter	Page Counter
When RAMWR/RAMRD command is accepted.	Return to “Start Column”	Return to “Start Page”
Complete Pixel Read/Write action	Increment by 1	No change
The Column counter value is larger than “End column.”	Return to “Start Column”	Increment by 1
The Column counter value is larger than “End column” and the Page counter value is larger than “End page”.	Return to “Start Column”	Return to “Start Page”

The resultant image for each setting is illustrated below:

Display Data Direction	MADCTL			Image in the Host	Image in Frame Memory
	MV	MX	MY		
Normal	0	0	0		
Y-Invert	0	0	1		
X-Invert	0	1	0		
X-Invert Y-Invert	0	1	1		
X-Y exchange	1	0	0		
X-Y exchange Y-Invert	1	0	1		
X-Y exchange X-Invert	1	1	0		
X-Y exchange X-Invert Y-Invert	1	1	1		

8.3. Tearing effect output line

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

8.3.1. Tearing effect line modes

Mode 1, The Tearing Effect Output signal consists of V-Blanking Information only:



Figure. 8.1 Tearing Effect Line mode 1

tvdh= The LCD display is not updated from the Frame Memory
tvdl= The LCD display is updated from the Frame Memory (except Invisible Line – see below)

Mode 2, the Tearing Effect Output signal consists of V-sync and H-sync Information, there is one V-sync and N H-sync pulses per field.
N: If the resolution is 360 RGB X 390, the N=390.



Figure. 8.2 Tearing Effect Line mode 2

thdh= The LCD display is not updated from the Frame Memory
thdl= The LCD display is updated from the Frame Memory (except Invisible Line – see above)

8.3.2. Tearing effect line timing

The Tearing Effect signal is described below.



Figure. 8.3 Tearing Effect Line timing

Idle Mode Off/On (Frame Rate = 60 Hz)

Symbol	Parameter	Min.	Max.	Unit
tvdl	Vertical Timing Low Duration	TBD	-	ms
tvdh	Vertical Timing High Duration	1000	-	us
thdl	Horizontal Timing Low Duration	TBD	-	us
thdh	Horizontal Timing High Duration	TBD	500	us
tr	Rise time	-	15	ns
tf	Fall time	-	15	Ns

The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.



Figure. 8.4 Tearing Effect Line definition of tf, tr

8.3.3. Example1: MCU Write is faster than panel read



Data write to Frame Memory is now synchronized to the Panel Scan. It should be written during the vertical sync pulse of the Tearing Effect Output Line. This ensures that data is always written ahead of the panel scan and each Panel Frame refresh has a complete new image:

Data to be Send

Image on LCD



8.3.4. Example2: MCU Write is slower than panel read



The MPU to Frame Memory write begins just after Panel Read has commenced i.e. after one horizontal sync pulse of the Tearing Effect Output Line. This allows time for the image to download behind the Panel Read pointer and finishing download during the subsequent Frame before the Read Pointer “catches” the MPU to Frame memory write position.

Data to be Send

Image on LCD



8.4. Oscillator

The JD9855 has an internal R-C oscillator. The oscillator frequency is 12MHz and tolerance is 5% (at 25° C). The oscillation frequency can be adjusted according to internal register setting.

8.5. Gamma Structure Description

8.5.1. Adjustable gamma

The JD9855 includes gamma adjustment function for the 262k colors display (64 grayscale for R-/G-/B-color). Gamma adjustment operation is implemented by 16 gamma adjustment control registers to meet the characteristic of LCD panel. Then total 64 grayscale levels are generated in Positive-/Negative-grayscale voltage. These registers are available for both polarities.



Figure. 8.5 Grayscale control

8.5.2. Grayscale-Level adjustment control

The JD9855 has register groups for specifying a series grayscale voltage that meets the Gamma-characteristics for the LCD panel. These registers are belong amplitude adjustment of the voltage for the grayscale characteristics. The polarity of each register can be specified independently.

Amplitude adjustment registers

The amplitude adjustment variable registers are used to adjust the amplitude of the grayscale voltage. his function is implemented by controlling the 63-to-1 selectors (RPA/RNA0~15), each one of whole has 6 bits and generates one reference voltage output (VO(P/N)0, 1, 2, 4, 6, 13, 20, 27, 36, 43, 50, 57, 59, 61, 62, 63). These registers are available for both positive and negative polarities.

Register Groups	Positive Polarity	Negative Polarity	Description
	RPA15 5-0	RNA15 5-0	Variable resistor(RPA/RNA15) for VO(P/N)63
	RPA14 5-0	RNA14 5-0	Variable resistor(RPA/RNA14) for VO(P/N)62
	RPA13 5-0	RNA13 5-0	Variable resistor(RPA/RNA13) for VO(P/N)61
	RPA12 5-0	RNA12 5-0	Variable resistor(RPA/RNA12) for VO(P/N)59
	RPA11 5-0	RNA11 5-0	Variable resistor(RPA/RNA11) for VO(P/N)57
	RPA10 5-0	RNA10 5-0	Variable resistor(RPA/RNA10) for VO(P/N)50
	RPA9 5-0	RNA9 5-0	Variable resistor(RPA/RNA9) for VO(P/N)43
	RPA8 5-0	RNA8 5-0	Variable resistor(RPA/RNA8) for VO(P/N)36
	RPA7 5-0	RNA7 5-0	Variable resistor(RPA/RNA7) for VO(P/N)27
	RPA6 5-0	RNA6 5-0	Variable resistor(RPA/RNA6) for VO(P/N)20
	RPA5 5-0	RNA5 5-0	Variable resistor(RPA/RNA5) for VO(P/N)13
	RPA4 5-0	RNA4 5-0	Variable resistor(RPA/RNA4) for VO(P/N)6
	RPA3 5-0	RNA3 5-0	Variable resistor(RPA/RNA3) for VO(P/N)4
	RPA2 5-0	RNA2 5-0	Variable resistor(RPA/RNA2) for VO(P/N)2
	RPA1 5-0	RNA1 5-0	Variable resistor(RPA/RNA1) for VO(P/N)1
	RPA0 5-0	RNA0 5-0	Variable resistor(RPA/RNA0) for VO(P/N)0

Table 8.1 Gamma-Adjustment registers

Gamma resistor stream and 63 to 1 selector



Figure. 8.6 Gamma resister stream and gamma reference voltage

8.5.3.Variable resister ratio & Voltage levels

The resistances are decided by setting values in the Amplitude adjustment register.
The relationships are the same for RPA/RNA 0 ~15, shown below.

Value in Register RPA/RNA 0~15 (5-0)	Resistance RPA/RNA 0~15
000000	0R
000001	1R
000010	2R
000011	3R
:	:
100000	32R
100001	33R
100010	34R
100011	35R
:	:
111100	60R
111101	61R
111110	62R
111111	63R

VOP voltage levels are determined by the following formulas:

Reference voltage	Register	Amplitude adjustment value	Formula
VOP13~15	RPA13~15[5:0]	000000	((180R-64R) / 180R) * (VGMP - VGSP) + VGSP
		000001	((180R -63R) / 180R) * (VGMP - VGSP) + VGSP
		000010	((180R -62R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		100000	((180R -32R) / 180R) * (VGMP - VGSP) + VGSP
		100001	((180R -31R) / 180R) * (VGMP - VGSP) + VGSP
		100010	((180R -30R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		111101	((180R -3R) / 180R) * (VGMP - VGSP) + VGSP
		111110	((180R -2R) / 180R) * (VGMP - VGSP) + VGSP
		111111	((180R -1R) / 180R) * (VGMP - VGSP) + VGSP

Reference voltage	Register	Amplitude adjustment value	Formula
VOP12	RPA12[5:0]	000000	((172R-64R) / 180R) * (VGMP - VGSP) + VGSP
		000001	((172R -63R) / 180R) * (VGMP - VGSP) + VGSP
		000010	((172R -62R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		100000	((172R -32R) / 180R) * (VGMP - VGSP) + VGSP
		100001	((172R -31R) / 180R) * (VGMP - VGSP) + VGSP
		100010	((172R -30R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		111101	((172R -3R) / 180R) * (VGMP - VGSP) + VGSP
		111110	((172R -2R) / 180R) * (VGMP - VGSP) + VGSP
		111111	((172R -1R) / 180R) * (VGMP - VGSP) + VGSP

Reference voltage	Register	Amplitude adjustment value	Formula
VOP11	RPA11[5:0]	000000	((162R-64R) / 180R) * (VGMP - VGSP) + VGSP
		000001	((162R -63R) / 180R) * (VGMP - VGSP) + VGSP
		000010	((162R -62R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		100000	((162R -32R) / 180R) * (VGMP - VGSP) + VGSP
		100001	((162R -31R) / 180R) * (VGMP - VGSP) + VGSP
		100010	((162R -30R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		111101	((162R -3R) / 180R) * (VGMP - VGSP) + VGSP
		111110	((162R -2R) / 180R) * (VGMP - VGSP) + VGSP
		111111	((162R -1R) / 180R) * (VGMP - VGSP) + VGSP

Reference voltage	Register	Amplitude adjustment value	Formula
VOP10	RPA10[5:0]	000000	((140R-64R) / 180R) * (VGMP - VGSP) + VGSP
		000001	((140R -63R) / 180R) * (VGMP - VGSP) + VGSP
		000010	((140R -62R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		100000	((140R -32R) / 180R) * (VGMP - VGSP) + VGSP
		100001	((140R -31R) / 180R) * (VGMP - VGSP) + VGSP
		100010	((140R -30R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		111101	((140R -3R) / 180R) * (VGMP - VGSP) + VGSP
		111110	((140R -2R) / 180R) * (VGMP - VGSP) + VGSP
		111111	((140R -1R) / 180R) * (VGMP - VGSP) + VGSP

Reference voltage	Register	Amplitude adjustment value	Formula
VOP9	RPA9[5:0]	000000	((132R-64R) / 180R) * (VGMP - VGSP) + VGSP
		000001	((132R -63R) / 180R) * (VGMP - VGSP) + VGSP
		000010	((132R -62R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		100000	((132R -32R) / 180R) * (VGMP - VGSP) + VGSP
		100001	((132R -31R) / 180R) * (VGMP - VGSP) + VGSP
		100010	((132R -30R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		111101	((132R -3R) / 180R) * (VGMP - VGSP) + VGSP
		111110	((132R -2R) / 180R) * (VGMP - VGSP) + VGSP
		111111	((132R -1R) / 180R) * (VGMP - VGSP) + VGSP

Reference voltage	Register	Amplitude adjustment value	Formula
VOP8	RPA8[5:0]	000000	((122R-64R) / 180R) * (VGMP - VGSP) + VGSP
		000001	((122R -63R) / 180R) * (VGMP - VGSP) + VGSP
		000010	((122R -62R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		100000	((122R -32R) / 180R) * (VGMP - VGSP) + VGSP
		100001	((122R -31R) / 180R) * (VGMP - VGSP) + VGSP
		100010	((122R -30R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		111101	((122R -3R) / 180R) * (VGMP - VGSP) + VGSP
		111110	((122R -2R) / 180R) * (VGMP - VGSP) + VGSP
		111111	((122R -1R) / 180R) * (VGMP - VGSP) + VGSP

Reference voltage	Register	Amplitude adjustment value	Formula
VOP7	RPA7[5:0]	000000	((112R-64R) / 180R) * (VGMP - VGSP) + VGSP
		000001	((112R -63R) / 180R) * (VGMP - VGSP) + VGSP
		000010	((112R -62R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		100000	((112R -32R) / 180R) * (VGMP - VGSP) + VGSP
		100001	((112R -31R) / 180R) * (VGMP - VGSP) + VGSP
		100010	((112R -30R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		111101	((112R -3R) / 180R) * (VGMP - VGSP) + VGSP
		111110	((112R -2R) / 180R) * (VGMP - VGSP) + VGSP
		111111	((112R -1R) / 180R) * (VGMP - VGSP) + VGSP

Reference voltage	Register	Amplitude adjustment value	Formula
VOP6	RPA6[5:0]	000000	((104R-64R) / 180R) * (VGMP - VGSP) + VGSP
		000001	((104R -63R) / 180R) * (VGMP - VGSP) + VGSP
		000010	((104R -62R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		100000	((104R -32R) / 180R) * (VGMP - VGSP) + VGSP
		100001	((104R -31R) / 180R) * (VGMP - VGSP) + VGSP
		100010	((104R -30R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		111101	((104R -3R) / 180R) * (VGMP - VGSP) + VGSP
		111110	((104R -2R) / 180R) * (VGMP - VGSP) + VGSP
		111111	((104R -1R) / 180R) * (VGMP - VGSP) + VGSP

Reference voltage	Register	Amplitude adjustment value	Formula
VOP5	RPA5[5:0]	000000	((96R-64R) / 180R) * (VGMP - VGSP) + VGSP
		000001	((96R -63R) / 180R) * (VGMP - VGSP) + VGSP
		000010	((96R -62R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		100000	((96R -32R) / 180R) * (VGMP - VGSP) + VGSP
		100001	((96R -31R) / 180R) * (VGMP - VGSP) + VGSP
		100010	((96R -30R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		111101	((96R -3R) / 180R) * (VGMP - VGSP) + VGSP
		111110	((96R -2R) / 180R) * (VGMP - VGSP) + VGSP
		111111	((96R -1R) / 180R) * (VGMP - VGSP) + VGSP

Reference voltage	Register	Amplitude adjustment value	Formula
VOP4	RPA4[5:0]	000000	((90R-64R) / 180R) * (VGMP - VGSP) + VGSP
		000001	((90R -63R) / 180R) * (VGMP - VGSP) + VGSP
		000010	((90R -62R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		100000	((90R -32R) / 180R) * (VGMP - VGSP) + VGSP
		100001	((90R -31R) / 180R) * (VGMP - VGSP) + VGSP
		100010	((90R -30R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		111101	((90R -3R) / 180R) * (VGMP - VGSP) + VGSP
		111110	((90R -2R) / 180R) * (VGMP - VGSP) + VGSP
		111111	((90R -1R) / 180R) * (VGMP - VGSP) + VGSP

Reference voltage	Register	Amplitude adjustment value	Formula
VOP3	RPA3[5:0]	000000	((86R-64R) / 180R) * (VGMP - VGSP) + VGSP
		000001	((86R -63R) / 180R) * (VGMP - VGSP) + VGSP
		000010	((86R -62R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		100000	((86R -32R) / 180R) * (VGMP - VGSP) + VGSP
		100001	((86R -31R) / 180R) * (VGMP - VGSP) + VGSP
		100010	((86R -30R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		111101	((86R -3R) / 180R) * (VGMP - VGSP) + VGSP
		111110	((86R -2R) / 180R) * (VGMP - VGSP) + VGSP
		111111	((86R -1R) / 180R) * (VGMP - VGSP) + VGSP

Reference voltage	Register	Amplitude adjustment value	Formula
VOP2	RPA2[5:0]	000000	((80R-64R) / 180R) * (VGMP - VGSP) + VGSP
		000001	((80R -63R) / 180R) * (VGMP - VGSP) + VGSP
		000010	((80R -62R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		100000	((80R -32R) / 180R) * (VGMP - VGSP) + VGSP
		100001	((80R -31R) / 180R) * (VGMP - VGSP) + VGSP
		100010	((80R -30R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		111101	((80R -3R) / 180R) * (VGMP - VGSP) + VGSP
		111110	((80R -2R) / 180R) * (VGMP - VGSP) + VGSP
		111111	((80R -1R) / 180R) * (VGMP - VGSP) + VGSP

Reference voltage	Register	Amplitude adjustment value	Formula
VOP1	RPA1[5:0]	000000	((76R-64R) / 180R) * (VGMP - VGSP) + VGSP
		000001	((76R -63R) / 180R) * (VGMP - VGSP) + VGSP
		000010	((76R -62R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		100000	((76R -32R) / 180R) * (VGMP - VGSP) + VGSP
		100001	((76R -31R) / 180R) * (VGMP - VGSP) + VGSP
		100010	((76R -30R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		111101	((76R -3R) / 180R) * (VGMP - VGSP) + VGSP
		111110	((76R -2R) / 180R) * (VGMP - VGSP) + VGSP
		111111	((76R -1R) / 180R) * (VGMP - VGSP) + VGSP

Reference voltage	Register	Amplitude adjustment value	Formula
VOP0	RPA0[5:0]	000000	((64R-64R) / 180R) * (VGMP - VGSP) + VGSP
		000001	((64R -63R) / 180R) * (VGMP - VGSP) + VGSP
		000010	((64R -62R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		100000	((64R -32R) / 180R) * (VGMP - VGSP) + VGSP
		100001	((64R -31R) / 180R) * (VGMP - VGSP) + VGSP
		100010	((64R -30R) / 180R) * (VGMP - VGSP) + VGSP
		:	:
		111101	((64R -3R) / 180R) * (VGMP - VGSP) + VGSP
		111110	((64R -2R) / 180R) * (VGMP - VGSP) + VGSP
		111111	((64R -1R) / 180R) * (VGMP - VGSP) + VGSP

VON voltage levels are determined by the following formulas:

Reference voltage	Register	Amplitude adjustment value	Formula
VON13~15	RNA13~15[5:0]	000000	((180R-64R) / 180R) * (VGMN - VGSN) + VGSN
		000001	((180R -63R) / 180R) * (VGMN - VGSN) + VGSN
		000010	((180R -62R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		100000	((180R -32R) / 180R) * (VGMN - VGSN) + VGSN
		100001	((180R -31R) / 180R) * (VGMN - VGSN) + VGSN
		100010	((180R -30R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		111101	((180R -3R) / 180R) * (VGMN - VGSN) + VGSN
		111110	((180R -2R) / 180R) * (VGMN - VGSN) + VGSN
		111111	((180R -1R) / 180R) * (VGMN - VGSN) + VGSN

Reference voltage	Register	Amplitude adjustment value	Formula
VON12	RNA12[5:0]	000000	((172R-64R) / 180R) * (VGMN - VGSN) + VGSN
		000001	((172R -63R) / 180R) * (VGMN - VGSN) + VGSN
		000010	((172R -62R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		100000	((172R -32R) / 180R) * (VGMN - VGSN) + VGSN
		100001	((172R -31R) / 180R) * (VGMN - VGSN) + VGSN
		100010	((172R -30R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		111101	((172R -3R) / 180R) * (VGMN - VGSN) + VGSN
		111110	((172R -2R) / 180R) * (VGMN - VGSN) + VGSN
		111111	((172R -1R) / 180R) * (VGMN - VGSN) + VGSN

Reference voltage	Register	Amplitude adjustment value	Formula
VON11	RNA11[5:0]	000000	((162R-64R) / 180R) * (VGMN - VGSN) + VGSN
		000001	((162R -63R) / 180R) * (VGMN - VGSN) + VGSN
		000010	((162R -62R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		100000	((162R -32R) / 180R) * (VGMN - VGSN) + VGSN
		100001	((162R -31R) / 180R) * (VGMN - VGSN) + VGSN
		100010	((162R -30R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		111101	((162R -3R) / 180R) * (VGMN - VGSN) + VGSN
		111110	((162R -2R) / 180R) * (VGMN - VGSN) + VGSN
		111111	((162R -1R) / 180R) * (VGMN - VGSN) + VGSN

Reference voltage	Register	Amplitude adjustment value	Formula
VON10	RNA10[5:0]	000000	((140R-64R) / 180R) * (VGMN - VGSN) + VGSN
		000001	((140R -63R) / 180R) * (VGMN - VGSN) + VGSN
		000010	((140R -62R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		100000	((140R -32R) / 180R) * (VGMN - VGSN) + VGSN
		100001	((140R -31R) / 180R) * (VGMN - VGSN) + VGSN
		100010	((140R -30R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		111101	((140R -3R) / 180R) * (VGMN - VGSN) + VGSN
		111110	((140R -2R) / 180R) * (VGMN - VGSN) + VGSN
		111111	((140R -1R) / 180R) * (VGMN - VGSN) + VGSN

Reference voltage	Register	Amplitude adjustment value	Formula
VON9	RNA9[5:0]	000000	((132R-64R) / 180R) * (VGMN - VGSN) + VGSN
		000001	((132R -63R) / 180R) * (VGMN - VGSN) + VGSN
		000010	((132R -62R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		100000	((132R -32R) / 180R) * (VGMN - VGSN) + VGSN
		100001	((132R -31R) / 180R) * (VGMN - VGSN) + VGSN
		100010	((132R -30R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		111101	((132R -3R) / 180R) * (VGMN - VGSN) + VGSN
		111110	((132R -2R) / 180R) * (VGMN - VGSN) + VGSN
		111111	((132R -1R) / 180R) * (VGMN - VGSN) + VGSN

Reference voltage	Register	Amplitude adjustment value	Formula
VON8	RNA8[5:0]	000000	((122R-64R) / 180R) * (VGMN - VGSN) + VGSN
		000001	((122R -63R) / 180R) * (VGMN - VGSN) + VGSN
		000010	((122R -62R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		100000	((122R -32R) / 180R) * (VGMN - VGSN) + VGSN
		100001	((122R -31R) / 180R) * (VGMN - VGSN) + VGSN
		100010	((122R -30R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		111101	((122R -3R) / 180R) * (VGMN - VGSN) + VGSN
		111110	((122R -2R) / 180R) * (VGMN - VGSN) + VGSN
		111111	((122R -1R) / 180R) * (VGMN - VGSN) + VGSN

Reference voltage	Register	Amplitude adjustment value	Formula
VON7	RNA7[5:0]	000000	((112R-64R) / 180R) * (VGMN - VGSN) + VGSN
		000001	((112R -63R) / 180R) * (VGMN - VGSN) + VGSN
		000010	((112R -62R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		100000	((112R -32R) / 180R) * (VGMN - VGSN) + VGSN
		100001	((112R -31R) / 180R) * (VGMN - VGSN) + VGSN
		100010	((112R -30R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		111101	((112R -3R) / 180R) * (VGMN - VGSN) + VGSN
		111110	((112R -2R) / 180R) * (VGMN - VGSN) + VGSN
		111111	((112R -1R) / 180R) * (VGMN - VGSN) + VGSN

Reference voltage	Register	Amplitude adjustment value	Formula
VON6	RNA6[5:0]	000000	((104R-64R) / 180R) * (VGMN - VGSN) + VGSN
		000001	((104R -63R) / 180R) * (VGMN - VGSN) + VGSN
		000010	((104R -62R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		100000	((104R -32R) / 180R) * (VGMN - VGSN) + VGSN
		100001	((104R -31R) / 180R) * (VGMN - VGSN) + VGSN
		100010	((104R -30R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		111101	((104R -3R) / 180R) * (VGMN - VGSN) + VGSN
		111110	((104R -2R) / 180R) * (VGMN - VGSN) + VGSN
		111111	((104R -1R) / 180R) * (VGMN - VGSN) + VGSN

Reference voltage	Register	Amplitude adjustment value	Formula
VON5	RNA5[5:0]	000000	((96R-64R) / 180R) * (VGMN - VGSN) + VGSN
		000001	((96R -63R) / 180R) * (VGMN - VGSN) + VGSN
		000010	((96R -62R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		100000	((96R -32R) / 180R) * (VGMN - VGSN) + VGSN
		100001	((96R -31R) / 180R) * (VGMN - VGSN) + VGSN
		100010	((96R -30R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		111101	((96R -3R) / 180R) * (VGMN - VGSN) + VGSN
		111110	((96R -2R) / 180R) * (VGMN - VGSN) + VGSN
		111111	((96R -1R) / 180R) * (VGMN - VGSN) + VGSN

Reference voltage	Register	Amplitude adjustment value	Formula
VON4	RNA4[5:0]	000000	((90R-64R) / 180R) * (VGMN - VGSN) + VGSN
		000001	((90R -63R) / 180R) * (VGMN - VGSN) + VGSN
		000010	((90R -62R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		100000	((90R -32R) / 180R) * (VGMN - VGSN) + VGSN
		100001	((90R -31R) / 180R) * (VGMN - VGSN) + VGSN
		100010	((90R -30R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		111101	((90R -3R) / 180R) * (VGMN - VGSN) + VGSN
		111110	((90R -2R) / 180R) * (VGMN - VGSN) + VGSN
		111111	((90R -1R) / 180R) * (VGMN - VGSN) + VGSN

Reference voltage	Register	Amplitude adjustment value	Formula
VON3	RNA3[5:0]	000000	((86R-64R) / 180R) * (VGMN - VGSN) + VGSN
		000001	((86R -63R) / 180R) * (VGMN - VGSN) + VGSN
		000010	((86R -62R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		100000	((86R -32R) / 180R) * (VGMN - VGSN) + VGSN
		100001	((86R -31R) / 180R) * (VGMN - VGSN) + VGSN
		100010	((86R -30R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		111101	((86R -3R) / 180R) * (VGMN - VGSN) + VGSN
		111110	((86R -2R) / 180R) * (VGMN - VGSN) + VGSN
		111111	((86R -1R) / 180R) * (VGMN - VGSN) + VGSN

Reference voltage	Register	Amplitude adjustment value	Formula
VON2	RNA2[5:0]	000000	((80R-64R) / 180R) * (VGMN - VGSN) + VGSN
		000001	((80R -63R) / 180R) * (VGMN - VGSN) + VGSN
		000010	((80R -62R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		100000	((80R -32R) / 180R) * (VGMN - VGSN) + VGSN
		100001	((80R -31R) / 180R) * (VGMN - VGSN) + VGSN
		100010	((80R -30R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		111101	((80R -3R) / 180R) * (VGMN - VGSN) + VGSN
		111110	((80R -2R) / 180R) * (VGMN - VGSN) + VGSN
		111111	((80R -1R) / 180R) * (VGMN - VGSN) + VGSN

Reference voltage	Register	Amplitude adjustment value	Formula
VON1	RNA1[5:0]	000000	((76R-64R) / 180R) * (VGMN - VGSN) + VGSN
		000001	((76R -63R) / 180R) * (VGMN - VGSN) + VGSN
		000010	((76R -62R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		100000	((76R -32R) / 180R) * (VGMN - VGSN) + VGSN
		100001	((76R -31R) / 180R) * (VGMN - VGSN) + VGSN
		100010	((76R -30R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		111101	((76R -3R) / 180R) * (VGMN - VGSN) + VGSN
		111110	((76R -2R) / 180R) * (VGMN - VGSN) + VGSN
		111111	((76R -1R) / 180R) * (VGMN - VGSN) + VGSN

Reference voltage	Register	Amplitude adjustment value	Formula
VON0	RNA0[5:0]	000000	((64R-64R) / 180R) * (VGMN - VGSN) + VGSN
		000001	((64R -63R) / 180R) * (VGMN - VGSN) + VGSN
		000010	((64R -62R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		100000	((64R -32R) / 180R) * (VGMN - VGSN) + VGSN
		100001	((64R -31R) / 180R) * (VGMN - VGSN) + VGSN
		100010	((64R -30R) / 180R) * (VGMN - VGSN) + VGSN
		:	:
		111101	((64R -3R) / 180R) * (VGMN - VGSN) + VGSN
		111110	((64R -2R) / 180R) * (VGMN - VGSN) + VGSN
		111111	((64R -1R) / 180R) * (VGMN - VGSN) + VGSN

8.6. Power Level Definition

8.6.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

1. Normal Mode On (full display), Idle Mode Off, Sleep Out.
   In this mode, the display is able to show maximum 262,144 colors.
2. Partial Mode On, Idle Mode Off, Sleep Out.
   In this mode part of the display is used with maximum 262,144 colors.
3. Normal Mode On (full display), Idle Mode On, Sleep Out.
   In this mode, the full display area is used but with 8 colors.
4. Partial Mode On, Idle Mode On, Sleep Out.
   In this mode, part of the display is used but with 8 colors.
5. Sleep In Mode.
   In this mode, the DC : DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with IOVCC power supply. Contents of the memory are safe.
6. Power Off Mode.
   In this mode, both VCI and IOVCC are removed.

Note1: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.

8.6.2. Power Flow Chart



Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.

8.7. Power on/off sequence

8.7.1. General

IOVCC must be setup ready before analog power setup.
IOVCC must be power down after analog power down.

During power off, if the display module is in the SLPOUT mode, VCI and IOVCC must be powered down minimum 120msec after RESX has been released.

During power off, if the display module is in the SLPIN mode, VCI and IOVCC can be powered down minimum 0msec after RESX has been released.

There will be no damage to the display module if the power sequences are not met.
There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.

There will be no abnormal visible effects on the display panel between end of Power On Sequence and before receiving SLPOUT command. Also, between receiving SLPOUT command and Power Off Sequence.

If RESX line is not held stable by host during Power On Sequence as defined in Sections 8.7.1, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

There is not a limit for Rise/Fall time on VCI, VCIP and IOVCC.

8.7.2. Power on/off sequence

Internal DC/DC power mode IOVCC=VCCH=1.65V ~ 3.3V, VCI=VCIP=2.5V ~ 3.3V.

Option1: Host send initial setting than SLPOUT and DISP ON

Power on sequence



Option2: Host only send SLPOUT and DISP ON

Power on sequence



	Min	Typ	Max
Power up tRamp for VCI/IOVCC	0.2mS		20mS

Power Off Option1:



Power Off Option2:



9. Command

9.1. Command List

9.1.1. Standard command

Instruction	DCX	WRX	RDX	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
NOP	0	↑	1	0	0	0	0	0	0	0	0	00h	No Operation
SWRESET	0	↑	1	0	0	0	0	0	0	0	1	01h	
RDDIDIF	0	↑	1	0	0	0	0	0	1	0	0	04h	Read display ID
	1	1	↑	-	-	-	-	-	-	-	-		Dummy Read
	1	1	↑	ID1[7:0]									ID1 read
	1	1	↑	ID2[7:0]									ID2 read
	1	1	↑	ID3[7:0]									ID3 read
RDDST	0	↑	1	0	0	0	0	1	0	0	1	09h	Read Display Status
	1	1	↑	-	-	-	-	-	-	-	-		Dummy Read
	1	1	↑	D[31:24]									
	1	1	↑	D[23:16]									
	1	1	↑	D[15:8]									
	1	1	↑	DB[7:0]									
RDDPM	0	↑	1	0	0	0	0	1	0	1	0	0Ah	Read display power mode
	1	1	↑	-	-	-	-	-	-	-	-		Dummy Read
	1	1	↑	D7	D6	D5	D4	D3	D2	0	0		
RDDMADCTL	0	↑	1	0	0	0	0	1	0	1	1	0Bh	Read display MADCTL
	1	1	↑	-	-	-	-	-	-	-	-		Dummy Read
	1	1	↑	D7	D6	D5	D4	D3	D2	0	0		

Instruction	DCX	WRX	RDX	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
RDDCOLMOD	0	↑	1	0	0	0	0	1	1	0	0	0Ch	Read display pixel format
	1	1	↑	-	-	-	-	-	-	-	-		Dummy Read
	1	1	↑	0	D6	D5	D4	0	D2	D1	D0		
RDDIM	0	↑	1	0	0	0	0	1	1	0	1	0Dh	Read display image mode
	1	1	↑	-	-	-	-	-	-	-	-		Dummy Read
	1	1	↑	D7	D6	D5	D4	D3	D2	D1	D0		
RDDSM	0	↑	1	0	0	0	0	1	1	1	0	0Eh	Read display signal mode
	1	1	↑	-	-	-	-	-	-	-	-		Dummy Read
	1	1	↑	D7	D6	D5	D4	D3	D2	D1	D0		
RDDSDR	0	↑	1	0	0	0	0	1	1	1	1	0Fh	Read display self-diagnostic result
	1	1	↑	-	-	-	-	-	-	-	-		Dummy Read
	1	1	↑	D7	D6	D5	D4	0	0	0	0		
SLPIN	0	↑	1	0	0	0	1	0	0	0	0	10h	Sleep In
SLPOUT	0	↑	1	0	0	0	1	0	0	0	1	11h	Sleep Out
NOROFF	0	↑	1	0	0	0	1	0	0	1	0	12h	Normal Mode Off
NORON	0	↑	1	0	0	0	1	0	0	1	1	13h	Normal display mode on
INVOFF	0	↑	1	0	0	1	0	0	0	0	0	20h	Display inversion off
INVON	0	↑	1	0	0	1	0	0	0	0	1	21h	Display inversion on
DISPOFF	0	↑	1	0	0	1	0	1	0	0	0	28h	Display off
DISPON	0	↑	1	0	0	1	0	1	0	0	1	29h	Display on
CASET	0	↑	1	0	0	1	0	1	0	1	0	2Ah	Column Address Set
	1	↑	1	-	-	-	-	-	-	-	SC[8]		Column address start
	1	↑	1	SC[7:0]									
	1	↑	1	-	-	-	-	-	-	-	EC[8]		Column address end
	1	↑	1	EC[7:0]									
PASET	0	↑	1	0	0	1	0	1	0	1	1	2Bh	Page address set
	1	↑	1	-	-	-	-	-	-	-	SP[8]		Page address start
	1	↑	1	SP[7:0]									
	1	↑	1	-	-	-	-	-	-	-	EP[8]		Page address end
	1	↑	1	EP[7:0]									
RAMWR	0	↑	1	0	0	1	0	1	1	0	0	2Ch	Memory Write
	1	↑	1	D1[7:0]									Write data
	1	↑	1	Dx[7:0]									
	1	↑	1	Dn[7:0]									
RAMRD	0	↑	1	0	0	1	0	1	1	0	1	2Eh	Memory Read
	1	↑	1	D1[7:0]									Read data
	1	↑	1	Dx[7:0]									
	1	↑	1	Dn[7:0]									

Instruction	DCX	WRX	RDX	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
PLTAR	0	↑	1	0	0	1	1	0	0	0	0	30h	Partial Area
	1	↑	1	SR[15:0]									Start row
	1	↑	1	SR[7:0]									
	1	↑	1	ER[15:0]									End row
	1	↑	1	ER[7:0]									
VSCRDEF	0	↑	1	0	0	1	1	0	0	1	1	33h	Vertical scrolling definition
	1	↑	1								TFA[8]		Top Fixed Area
	1	↑	1	TFA[7:0]									
	1	↑	1								VSA[8]		Vertical Scrolling Area
	1	↑	1	VSA[7:0]									
	1	↑	1								BFA[8]		Bottom Fixed Area
	1	↑	1	BFA[7:0]									
TEOFF	0	↑	1	0	0	1	1	0	1	0	0	34h	Tearing Effect Line OFF
TEON	0	↑	1	0	0	1	1	0	1	0	1	35h	Tearing Effect Line ON
	1	↑	1	-	-	-	-	-	-	-	M		
MADCTL	0	↑	1	0	0	1	1	0	1	1	0	36h	Memory Access Control
	1	↑	1	MY	MX	MV	ML	RGB	0	0	0		
VSCRSADD	0	↑	1	0	0	1	1	0	1	1	1	37h	Vertical scrolling start address
	1	↑	1	-	-	-	-	-	-	-	VSP[8]		
	1	↑	1	VSP[7:0]									
IDMOFF	0	↑	1	0	0	1	1	1	0	0	0	38h	Idle mode off
IDMON	0	↑	1	0	0	1	1	1	0	0	1	39h	Idle mode on
COLMOD	0	↑	1	0	0	1	1	1	0	1	0	3Ah	Interface Pixel Format,
	1	↑	1	-	D6	D5	D4	-	D2	D1	D0		
RAMWRCON	0	↑	1	0	0	1	1	1	1	0	0	3Ch	Memory write continue
	1	↑	1	D1[7:0]									Write data
	1	↑	1	Dx[7:0]									
	1	↑	1	Dn[7:0]									
RAMRDCON	0	↑	1	0	0	1	1	1	1	1	0	3Eh	Memory read continue
	1	↑	1	D1[7:0]									Read data
	1	↑	1	Dx[7:0]									
	1	↑	1	Dn[7:0]									
HSCRDEF	0	↑	1	0	1	0	0	0	0	1	1	43h	Horizontal scrolling definition
	1	↑	1	-	-	-	-	-	-	-	LFA[8]		Left Fixed Area
	1	↑	1	LFA[7:0]									
	1	↑	1	-	-	-	-	-	-	-	HSA[8]		Horizontal Scrolling Area
	1	↑	1	HSA[7:0]									
	1	↑	1	-	-	-	-	-	-	-	RFA[8]		Right Fixed Area
	1	↑	1	RFA[7:0]									
GETSCAN	0	↑	1	0	1	0	0	0	1	0	1	45h	Return the current scan line
	1	1	↑	-	-	-	-	-	-	-	-		Dummy Read

	1	1	↑	SLN[15:8]									
	1	1	↑	SLN[15:8]									
HSCSADD	0	↑	1	0	1	0	0	0	1	1	1	47h	Horizontal scrolling start address
	1	↑	1								HSP[8]		
	1	↑	1	HSP[7:0]									
RAMCLACT	0	↑	1	0	1	0	0	1	1	0	0	4Ch	Memory Clear Act
	1	↑	1	-	-	-	-	-	-	-	FILLEN		
RAMCLSETR	0	↑	1	0	1	0	0	1	1	0	1	4Dh	Memory Clear Set R
	1	↑	1	R[5:0]						-	-		
RAMCLSETG	0	↑	1	0	1	0	0	1	1	1	0	4Eh	Memory Clear Set G
	1	↑	1	G[5:0]						-	-		
RAMCLSETB	0	↑	1	0	1	0	0	1	1	1	1	4Fh	Memory Clear Set B
	1	↑	1	B[5:0]						-	-		

Instruction	DCX	WRX	RDX	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
RDABCSDR	0	↑	1	0	1	1	0	1	0	0	0	68h	Read ABC Self-Diagnostic Result
	1	1	↑	-	-	-	-	-	-	-	-		Dummy Read
	1	1	↑	D[7:6]									
RDID1	0	↑	1	1	1	0	1	1	0	1	0	DAh	Read ID1
	1	1	↑	-	-	-	-	-	-	-	-		Dummy Read
	1	1	↑	module's manufacturer[7:0]									
RDID2	0	↑	1	1	1	0	1	1	0	1	1	DBh	Read ID2
	1	1	↑	-	-	-	-	-	-	-	-		Dummy Read
	1	1	↑	LCD module/driver version [7:0]									
RDID3	0	↑	1	1	1	0	1	1	1	0	0	DCh	Read ID3
	1	1	↑	-	-	-	-	-	-	-	-		Dummy Read
	1	1	↑	LCD module/driver IDB[7:0]									

9.1.2. User command

TBD.

9.2. Command Description

9.2.1. NOP (00h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	0	0	0	0	0	0	00
Parameter	No Parameter												
Description	This command does not have any effect on the display module. The NOP command may be used to terminate a Frame Memory Read or Frame Memory Write.												
Restriction													
Register Availability													
Default													
Flow Chart													

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Status	Default Value
Power On Sequence	N/A
SW Reset	N/A
HW Reset	N/A

9.2.2. SWRESET: Software Reset (01h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	0	0	0	0	0	1	01
Parameter	No Parameter												
Description	The display module performs a software reset. Registers are written with their SW Reset default values. The Frame Memory contents are unaffected by this command												
Restriction	The host processor must wait 5 milliseconds before sending any new commands to a display module following this command. The display module updates the registers during this time. If a SWRESET is sent when the display module is in SLPIN Mode, the host processor must wait 120 milliseconds before sending an SLPOUT command. SWRESET should not be sent when the display module is not in SLPIN mode												

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	N/A
SW Reset	N/A
HW Reset	N/A

Flow Chart



9.2.3. RDDIDIF: Read display identification information (04h)

<table>
<tr><th>CMD/Pas</th><th>DCX</th><th>WRX</th><th>RDX</th><th>D17-8</th><th>D7</th><th>D6</th><th>D5</th><th>D4</th><th>D3</th><th>D2</th><th>D1</th><th>D0</th><th>HEX</th></tr>
<tr><td>Command</td><td>0</td><td>↑</td><td>1</td><td>-</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>04</td></tr>
<tr><td>1st Parameter</td><td>1</td><td>1</td><td>↑</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td></td></tr>
<tr><td>2nd Parameter</td><td>1</td><td>1</td><td>↑</td><td>-</td><td colspan="9">ID1[7:0]</td><td></td></tr>
<tr><td>3rd Parameter</td><td>1</td><td>1</td><td>↑</td><td>-</td><td colspan="9">ID2[7:0]</td><td></td></tr>
<tr><td>4th Parameter</td><td>1</td><td>1</td><td>↑</td><td>-</td><td colspan="9">ID3[7:0]</td><td></td></tr>
<tr><td>Description</td><td colspan="13">This read byte returns 24-bit display identification information.
The 1st Parameter is dummy read.
The 2nd parameter: LCD module’s manufacturer ID.
The 3rd parameter: LCD module/driver version ID
The 4th parameter: LCD module/driver ID.</td></tr>
<tr><td>Restriction</td><td colspan="13">-</td></tr>
<tr><td>Register Availability</td><td colspan="13">
<table>
<tr><th>Status</th><th>Availability</th></tr>
<tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr>
<tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr>
<tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr>
<tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr>
<tr><td>Sleep In</td><td>Yes</td></tr>
</table>
</td></tr>
<tr><td>Default</td><td colspan="13">
<table>
<tr><th rowspan="2">Status</th><th colspan="3">Default Value</th></tr>
<tr><th>ID1</th><th>ID2</th><th>ID3</th></tr>
<tr><td>Power On Sequence</td><td>98h</td><td>51h</td><td>01h</td></tr>
<tr><td>SW Reset</td><td>98h</td><td>51h</td><td>01h</td></tr>
<tr><td>HW Reset</td><td>98h</td><td>51h</td><td>01h</td></tr>
</table>
</td></tr>
</table>

Flow Chart	

9.2.4. RDDST: Read Display Status (09h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	0	0	1	0	0	1	09
1st Parameter	1	1	↑	-	-	-	-	-	-	-	-	-	
2nd Parameter	1	1	↑	-	D[31:24]								
3rd Parameter	1	1	↑	-	D[23:16]								
4th Parameter	1	1	↑	-	D[15:8]								
5th Parameter	1	1	↑	-	DB[7:0]								

Description

This command indicates the current status of the display as described in the table below

Bit	Description	Value
D31	Booster Voltage Status	'0' = Booster Off. '1' = Booster On.
D30	Page Address Order	'0' = Top to Bottom (MADCTL B7='0'). '1' = Bottom to Top (MADCTL B7='1').
D29	Column Address Order	'0' = Left to Right (MADCTL B6='0'). '1' = Right to Left (MADCTL B6='1')
D28	Page/Column Order	'0' = Normal Mode (When MADCTL B5='0'). '1' = Reverse Mode (When MADCTL B5='1').T
D27	Vertical Order	'0' = LCD Refresh Top to Bottom (When MADCTL B4='0'). '1' = LCD Refresh Bottom to Top (When MADCTL B4='1').
D26	RGB/BGR Order	'0' = RGB (MADCTL B3='0'). '1' = BGR (MADCTL B3='1').
D25	Horizontal Order	'0' = LCD Refresh Left to Right (When MADCTL B2='0'). '1' = LCD Refresh Right to Left (When MADCTL B2='1').
D24	For Future Use	This bit is not applicable for this project, set it to '0'
D23	For Future Use	This bit is not applicable for this project, set it to '0'
D22 D21 D20	Interface Color Pixel Format Definition	Interface Format / D22 / D21 / D20 Not Defined 0 0 0 Not Defined 0 0 1 Not Defined 0 1 0 12 Bit/Pixel 0 1 1 Not Defined 1 0 0 16 Bit/Pixel 1 0 1 18 Bit/Pixel 1 1 0 Not Defined 1 1 1
D19	Idle Mode On/Off	'0' = Idle Mode Off. '1' = Idle Mode On.
D18	Partial Mode On/Off	'0' = Partial Mode Off, '1' = Partial Mode On.
D17	Sleep In/Out	'0' = Sleep In Mode. '1' = Sleep Out Mode.
D16	Display Normal Mode On/Off	'0' = Partial or Scrolling Mode. '1' = Normal Mode.
D15	Vertical Scrolling Status	'0' = Vertical Scrolling is Off. '1' = Vertical Scrolling is On.
D14	Horizontal Scrolling Status	This bit is not applicable for this project, set it to '0'
D13	Inversion Status	'0' = Inversion is Off. '1' = Inversion is On.
D12	All Pixels On	'0' = Normal mode. '1' = All Pixels On.

	D11	All Pixels Off	'0' = Normal mode. '1' = All Pixels Off.
	D10	Display On/Off	'0' = Display is Off. '1' = Display is On.
	D9	Tearing Effect Line On/Off	'0' =Tearing Effect Line Off. '1' = Tearing Effect On.
	D8 D7 D6	Gamma Curve Selection	<table><tr><td>Gamma Curve Selected</td><td>B8</td><td>B7</td><td>B6</td></tr><tr><td>Gamma Curve 1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Gamma Curve 2</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Gamma Curve 3</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Gamma Curve 4</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Not Defined</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Not Defined</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Not Defined</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Not Defined</td><td>1</td><td>1</td><td>1</td></tr></table>
	D5	Tearing Effect Output Line Mode	'0' = Mode 1, V-Blanking only. '1' = Mode 2, both H-Blanking and V-Blanking.
	D4	Horizontal Sync. (HSYNC, DPI I/F)	'0' = Horizontal Sync. line is Off ("Low"). '1' = Horizontal Sync. line is On ("High").
	D3	Vertical Sync. (VSYNC, DPI I/F)	'0' = Vertical Sync. line is Off ("Low"). '1' = Vertical Sync. line is On ("High").
	D2	Pixel Clock (DCK, DPI I/F)	'0' = PCLK line is Off ("Low"). '1' = PCLK line is On ("High").
	D1	Data Enable (ENABLE, DPI I/F)	'0' = DE line is Off ("Low"). '1' = DE line is On ("High").
	D0	Parity Error on DSI	'0'=No Parity Error. '1'=Parity Error.

Restriction: -

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value		
	ID1	ID2	ID3
Power On Sequence	98h	51h	01h
SW Reset	98h	51h	01h
HW Reset	98h	51h	01h

Flow Chart	

9.2.5. RDDPM: Read Display Power Mode (0Ah)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	0	0	1	0	1	0	0A
1st Parameter	1	1	↑	-	-	-	-	-	-	-	-	-	
2nd Parameter	1	1	↑	-	D7	D6	D5	D4	D3	D2	D1	D0	

Description

Bit	Description	Value
D7	Booster Voltage Status	'0' = Booster Off. '1' = Booster On.
D6	Idle Mode On/Off	'0' = Idle Mode Off. '1' = Idle Mode On.
D5	Partial Mode On/Off	'0' = Partial Mode Off. '1' = Partial Mode On.
D4	Sleep In/Out	'0' = Sleep In Mode. '1' = Sleep Out Mode.
D3	Display Normal Mode On/Off	'0' = Display Normal Mode Off. '1' = Display Normal Mode On.
D2	Display On/Off	'0' = Display is Off. '1' = Display is On.
D1	Not Defined	Set to '0'
D0	Not Defined	Set to '0'

Restriction

-

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	08h
SW Reset	08h
HW Reset	08h

Flow Chart	

9.2.6. RDDMADCTL: Read Display MADCTL (0Bh)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	0	0	1	0	1	1	0B
1st Parameter	1	1	↑	-	-	-	-	-	-	-	-	-	
2nd Parameter	1	1	↑	-	D7	D6	D5	D4	D3	D2	D1	D0	

Description

This command indicates the current status of the display as described in the table below:

Bit	Description	Value
D7	Page Address Order (MY)	'0' = Top to Bottom (When MADCTL B7='0'). '1' = Bottom to Top (When MADCTL B7='1').
D6	Column Address Order (MX)	'0' = Left to Right (When MADCTL B6='0'). '1' = Right to Left (When MADCTL B6='1').
D5	Page/Column Order (MV)	'0' = Normal Mode (When MADCTL B5='0'). '1' = Reverse Mode (When MADCTL B5='1').
D4	Line Address Order	'0' = LCD Refresh Top to Bottom (When MADCTL B4='0'). '1' = LCD Refresh Bottom to Top (When MADCTL B4='1').
D3	RGB/BGR Order	'0' = RGB (When MADCTL B3='0'). '1' = BGR (When MADCTL B3='1').
D2	Display Data Latch Order	'0' = LCD Refresh Left to Right (When MADCTL B2='0'). '1' = LCD Refresh Right to Left (When MADCTL B2='1').
D1	Source scan sequence	'0' = Source output Left to Right (When MADCTL B1='0'). '1' = Source output Right to Left (When MADCTL B1='1').
D0	Gate scan sequence	'0' = Gate output Top to Bottom (When MADCTL B1='0'). '1' = Gate output Bottom to Top (When MADCTL B1='1')

Restriction

-

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	00h
SW Reset	No Change
HW Reset	00h

Flow Chart	

9.2.7. RDDCOLMOD: Read Display Pixel Format (0Ch)

<table>
<tr><th>CMD/Pas</th><th>DCX</th><th>WRX</th><th>RDX</th><th>D17-8</th><th>D7</th><th>D6</th><th>D5</th><th>D4</th><th>D3</th><th>D2</th><th>D1</th><th>D0</th><th>HEX</th></tr>
<tr><td>Command</td><td>0</td><td>↑</td><td>1</td><td>-</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0C</td></tr>
<tr><td>1st Parameter</td><td>1</td><td>1</td><td>↑</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td></td></tr>
<tr><td>2nd Parameter</td><td>1</td><td>1</td><td>↑</td><td>-</td><td>0</td><td>D6</td><td>D5</td><td>D4</td><td>0</td><td>D2</td><td>D1</td><td>D0</td><td></td></tr>
<tr><td>Description</td><td colspan="13">This command indicates the current status of the display as described in the table below:
<table>
<tr><th>Bit</th><th>Description</th><th>Value</th></tr>
<tr><td>D7</td><td>-</td><td>Set to ‘0’</td></tr>
<tr><td>D6</td><td rowspan="3">RGB Interface Color Format</td><td rowspan="3">‘011’ = 12 bits/pixel
‘101’ = 16 bits/pixel
‘110’ = 18 bits/pixel</td></tr>
<tr><td>D5</td></tr>
<tr><td>D4</td></tr>
<tr><td>D3</td><td>-</td><td>Set to ‘0’</td></tr>
<tr><td>D2</td><td rowspan="3">Control Interface Color Format</td><td rowspan="3">‘011’ = 12 bits/pixel
‘101’ = 16 bits/pixel
‘110’ = 18 bits/pixel</td></tr>
<tr><td>D1</td></tr>
<tr><td>D0</td></tr>
</table>
Others are no define and invalid
“-“ Don’t care</td></tr>
<tr><td>Restriction</td><td colspan="13">-</td></tr>
<tr><td>Register Availability</td><td colspan="13">
<table>
<tr><th>Status</th><th>Availability</th></tr>
<tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr>
<tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr>
<tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr>
<tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr>
<tr><td>Sleep In</td><td>Yes</td></tr>
</table>
</td></tr>
<tr><td>Default</td><td colspan="13">
<table>
<tr><th>Status</th><th>Default Value</th></tr>
<tr><td>Power On Sequence</td><td>06h (18 bits/pixel)</td></tr>
<tr><td>SW Reset</td><td>No Change</td></tr>
<tr><td>HW Reset</td><td>06h (18 bits/pixel)</td></tr>
</table>
</td></tr>
</table>

Flow Chart	

9.2.8. RDDIM: Read Display Image Mode (0Dh)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	0	0	1	1	0	1	0D
1st Parameter	1	1	↑	-	-	-	-	-	-	-	-	-	
2nd Parameter	1	1	↑	-	0	D6	D5	D4	0	D2	D1	D0	

Description

This command indicates the current status of the display as described in the table below:

Bit	Description	Value
D7	Vertical Scrolling On/Off	'0' = Vertical Scrolling is Off. '1' = Vertical Scrolling is On.
D6	Horizontal Scrolling Status	This bit is not applicable for this project, set it to '0'
D5	Inversion On/Off	'0' = Inversion is Off. '1' = Inversion is On.
D4	All Pixels On	'0' = Normal Display '1' = White Display
D3	All Pixels Off	'0' = Normal Display '1' = Black Display
D2 D1 D0	Gamma Curve Selection	

Gamma Curve Selected	D2	D1	D0	Gamma Set (26h)
Gamma Curve 1	0	0	0	CG0
Gamma Curve 2	0	0	1	CG1
Gamma Curve 3	0	1	0	CG2
Gamma Curve 4	0	1	1	CG3
Not Defined	1	0	0	
Not Defined	1	0	1	
Not Defined	1	1	0	
Not Defined	1	1	1	

Restriction

-

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	00h
SW Reset	00h
HW Reset	00h

Flow Chart



9.2.9. RDDSM: Read Display Signal Mode (0Eh)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	0	0	1	1	1	0	0E
1st Parameter	1	1	↑	-	-	-	-	-	-	-	-	-	
2nd Parameter	1	1	↑	-	TEON	TEM	0	0	0	0	0	0	

Description

This command indicates the current status of the display as described in the table below:

Bit	Description	Value
D7	Tearing Effect Line On/Off	'0' = Tearing Effect Line Off. '1' = Tearing Effect On.
D6	Tearing Effect Line Output Mode	'0' = Mode 1. '1' = Mode 2

Restriction

-

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	00h
SW Reset	00h
HW Reset	00h

Flow Chart



9.2.10. RDDSDR: Read Display Self-Diagnostic Result (0Fh)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	0	0	1	1	1	1	0F
1st Parameter	1	1	↑	-	-	-	-	-	-	-	-	-	
2nd Parameter	1	1	↑	-	D7	D6	D5	D4	0	0	0	0	

Description

This command indicates the current status of the display as described in the table below:

Bit	Description	Value
D7	Register Loading Detection	See section “Sleep Out –command and self-diagnostic functions of the display module”
D6	Functionality Detection	
D5	Chip Attachment Detection	Set to ‘0’ if feature unimplemented.
D4	Display Glass Break Detection	Set to ‘0’ if feature unimplemented.
D3	Reserved	Set to ‘0’.
D2		Set to ‘0’.
D1		Set to ‘0’.
D0		Set to ‘0’.

Restriction

-

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	00h
SW Reset	00h
HW Reset	00h

Flow Chart	

9.2.11. SLPIN: Sleep In (10h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	0	1	0	0	0	0	10
Parameter	No Parameter												
Description	This command causes the LCD module to enter the minimum power consumption mode. In this mode, all unnecessary blocks inside the display module are disabled except interface communication. This is the lowest power mode the display module supports. MCU interface and memory are still working and the memory keeps its contents. In this mode the DC/DC converter is stopped, Internal oscillator is stopped, and panel scanning is stopped.  												
Restriction	This command has no effect when module is already in sleep in mode. Sleep In Mode can only be left by the Sleep Out Command (11h). It will be necessary to wait 5msec before sending next command; this is to allow time for the supply voltages and clock circuits to stabilize. It will be necessary to wait 120msec after sending Sleep Out command (when in Sleep In Mode) before Sleep In command can be sent.												
Register Availability													

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	Sleep in mode
SW Reset	Sleep in mode
HW Reset	Sleep in mode

Flow Chart	It takes 120msec to get into Sleep In mode after SLPIN command issued. 

9.2.12. SLPOUT: Sleep Out (11h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	0	1	0	0	0	1	11
Parameter	No Parameter												
Description	This command turns off sleep mode. In this mode the DC/DC converter is enabled, Internal oscillator is started, and panel scanning is started.  												
Restriction	This command has no effect when module is already in sleep out mode. Sleep Out Mode can only be left by the Sleep In Command (10h). It will be necessary to wait 5msec before sending next command, this is to allow time for the supply voltages and clock circuits to stabilize. The display module loads all display supplier's factory default values to the registers during this 5msec and there cannot be any abnormal visual effect on the display image if factory default and register values are same when this load is done and when the display module is already Sleep Out –mode. The display module is doing self-diagnostic functions during this 5msec. It will be necessary to alit 120msec after sending Sleep In command (when in Sleep Out mode) before Sleep Out command can be sent.												
Register Availability													
Default													

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Status	Default Value
Power On Sequence	Sleep in mode
SW Reset	Sleep in mode
HW Reset	Sleep in mode

Flow Chart	It takes 120msec to become Sleep Out mode after SLPOUT command issued.



9.2.13. NOROFF: Normal Off (12h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	0	1	0	0	1	0	12
Parameter	No Parameter												
Description	This command turns on normal off mode. To leave normal off, the Normal Display Mode On command (13H) should be written.												
Restriction	This command has no effect when normal off is active.												
Register Availability													
Default													
Flow Chart	See Partial Area (30h)												

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Status	Default Value
Power On Sequence	Normal Mode On
SW Reset	Normal Mode On
HW Reset	Normal Mode On

9.2.14. NORON: Normal Display Mode ON (13h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	0	1	0	0	1	1	13
Parameter	No Parameter												
Description	This command returns the display to normal mode. Normal display mode is means Partial mode off, Scroll mode Off. There is no abnormal visual effect during mode change from Normal mode Off to Normal mode On.												
Restriction	This command has no effect when Normal Display mode is active.												
Register Availability													
Default													
Flow Chart	See Partial Area and Vertical Scrolling Definition Descriptions for details of when to use this command.												

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Status	Default Value
Power On Sequence	Normal Mode On
SW Reset	Normal Mode On
HW Reset	Normal Mode On

9.2.15. INVOFF: Display Inversion OFF (20h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	0	0	0	0	0	20
Parameter	No Parameter												
Description	This command is used to recover from display inversion mode. This command makes no change of contents of frame memory. This command does not change any other status. 												
Restriction	This command has no effect when module is already in inversion off mode.												
Register Availability													

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	Display Inversion off
SW Reset	Display Inversion off
HW Reset	Display Inversion off

Flow Chart



9.2.16. INVON: Display Inversion ON (21h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	0	0	0	0	1	21
Parameter	No Parameter												
Description	This command is used to enter into display inversion mode. This command makes no change of contents of frame memory. Every bit is inverted from the frame memory to the display. This command does not change any other status. (Example) memory display 												
Restriction	This command has no effect when module is already in inversion on mode.												

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	Display Inversion off
SW Reset	Display Inversion off
HW Reset	Display Inversion off

Flow Chart



9.2.17. DISPOFF: Display Off (28h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	0	1	0	0	0	28
Parameter	No Parameter												
Description	This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame Memory is disabled and blank page inserted. This command makes no change of contents of frame memory. This command does not change any other status. There will be no abnormal visible effect on the display. Example Memory → Display 												
Restriction	This command has no effect when module is already in display off mode.												

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	Display off
SW Reset	Display off
HW Reset	Display off

Flow Chart



9.2.18. DISPON: Display On (29h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	0	1	0	0	1	29
Parameter	No Parameter												
Description	This command is used to recover from DISPLAY OFF mode. Output from the Frame Memory is enabled. This command makes no change of contents of frame memory. This command does not change any other status. (Example) Memory → Display 												
Restriction	This command has no effect when module is already in display on mode.												

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	Display off
SW Reset	Display off
HW Reset	Display off

Flow Chart



9.2.19. CASET: Column Address Set (2Ah)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	0	1	0	1	0	2A
1st Parameter	1	↑	1	-	-	-	-	-	-	-	-	SC[8]	
2nd Parameter	1	↑	1	-	SC[7:0]								
3rd Parameter	1	↑	1	-	-	-	-	-	-	-	-	EC[8]	
4th Parameter	1	↑	1	-	EC[7:0]								

Description

This command is used to define area of frame memory where MCU can access.

This command makes no change on the other driver status.

The values of SC[8:0] and EC[8:0] are referred when RAMWR command comes.

Each value represents one column line in the Frame Memory.



Restriction

SC[8:0] always must be equal to or less than EC[8:0]

Note 1: When SC[8:0] or EC[8:0] is greater than 7Fh (when MADCTL's B5=0) or 9Fh (when MADCTL's B5=1), data of out of range will be ignored

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value	
Power On Sequence	SC[8:0] = 000h	EC[15:0] = 0167h
SW Reset	SC[8:0] = 000h	When MV=0: EC[15:0] = 0167h When MV=1: EC[15:0] = 0185h
HW Reset	SC[8:0] = 000h	EC[15:0] = 0167h

Flow Chart



9.2.20. PASET: Page Address Set (2Bh)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	0	1	0	1	1	2B
1st Parameter	1	↑	1	-	-	-	-	-	-	-	-	SP[8]	
2nd Parameter	1	↑	1	-	SP[7:0]								
3rd Parameter	1	↑	1	-	-	-	-	-	-	-	-	EP[8]	
4th Parameter	1	↑	1	-	EP[7:0]								

Description

This command is used to define area of frame memory where MCU can access.

This command makes no change on the other driver status.

The values of SP[8:0] and EP[8:0] are referred when RAMWR command comes.

Each value represents one Page line in the Frame Memory.



Restriction

SP[8:0] always must be equal to or less than EP[8:0]

Note 1: When SP[8:0] or EP[8:0] is greater than 9Fh (When MADCTL's B5=0) or 7Fh (When MADCTL's B5=1), data of out of range will be ignored.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value	
Power On Sequence	SP[8:0] = 000h	EC[15:0] = 0185h
SW Reset	SP[8:0] = 000h	When MV=0: EC[15:0] = 0185h When MV=1: EC[15:0] = 00167h
HW Reset	SP[8:0] = 000h	EC[15:0] = 0185h

Flow Chart



9.2.21. RAMWR: Memory Write (2Ch)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	0	1	1	0	0	2C
1st Parameter	1	↑	1	D1[8]	D1[7:0]								
…	1	↑	1	Dx[8]	Dx[7:0]								
Nth Parameter	1	↑	1	Dn[8]	Dn[7:0]								

Description

This command is used to transfer data from MCU to frame memory.
This command makes no change to the other driver status.
When this command is accepted, the column register and the page register are reset to the Start Column/Start Page positions.
The Start Column/Start Page positions are different in accordance with MADCTL setting.
Then D[7:0] is stored in frame memory and the column register and the page register Incremented.
Sending any other command can stop frame Write.

Restriction

In all color modes, there is no restriction on length of parameters..

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	Contents of memory is set randomly
SW Reset	Contents of memory is not cleared
HW Reset	Contents of memory is not cleared

Flow Chart



9.2.22. PTLAR: Partial Area (30h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	1	0	0	0	0	30
1st Parameter	1	↑	1	-	SR[15:8]								
2nd Parameter	1	↑	1	-	SR[7:0]								
3rd Parameter	1	↑	1	-	ER[15:0]								
4th Parameter	1	↑	1	-	ER[7:0]								

Description

This command defines the partial mode's display area. There are 4 parameters associated with this command, the first defines the Start Row (SR) and the second the End Row (ER), as illustrated in the figures below. SR and ER refer to the Frame Memory Line Pointer.

If End Row>Start Row when MADCTL B4 (ML) = 0:



If End Row>Start Row when MADCTL B4 (ML) = 1:



If End Row<Start Row when MADCTL B4=0:



If End Row = Start Row then the Partial Area will be one row deep.

Restriction	SR[15..0] and ER[15..0] cannot be greater than 13Fh.
Register Availability	

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value	
Power On Sequence	SR[15:0] = 0000h	ER[15:0] = 0185h
SW Reset	SR[15:0] = 0000h	ER[15:0] = 0185h
HW Reset	SR[15:0] = 0000h	EC[15:0] = 0185h

Flow Chart

1. To Enter Partial Mode



2. To Leave Partial Mode





9.2.23. VSCRDEF: Vertical Scrolling Definition (33h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	1	0	0	1	1	33
1st Parameter	1	↑	1	-	SCR_ SEL							TFA[8]	
2nd Parameter	1	↑	1	-	TFA [7:0]								
3rd Parameter	1	↑	1	-								VSA[8]	
4th Parameter	1	↑	1	-	VSA [7:0]								
5th Parameter	1	↑	1	-								BFA[8]	
6th Parameter	1	↑	1	-	BFA[7:0]								

Description

This command defines the Vertical/Horizontal Scrolling Area of the display.

When SCR_SEL = 0, MADCTL B4 (ML) = 0

The 1st & 2nd parameter TFA[8..0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

The 3rd & 4th parameter VSA[8..0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area.

The 5th & 6th parameter BFA[8..0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

TFA, VSA and BFA refer to the Frame Memory Line Pointer.



When SCR_SEL =0, MADCTL B4 (ML) = 1

The 1st & 2nd parameter TFA[8..0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

The 3rd & 4th parameter VSA[8..0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area.

The 5th & 6th parameter BFA[8..0] describes the Bottom Fixed Area (in No. of lines from Top of the Frame Memory and Display).



Restriction	The condition is (TFA+VSA+BFA)=390, otherwise Scrolling mode is undefined. In Vertical Scroll Mode, MADCTL B5 (MV) should be set to '0' – this only affects the Frame Memory Write.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value		
Power On Sequence	TFA[15:0] = 0000h	VSA[15:0] = 0185h	BFA[15:0] = 0000h
SW Reset	TFA[15:0] = 0000h	VSA[15:0] = 0185h	BFA[15:0] = 0000h
HW Reset	TFA[15:0] = 0000h	VSA[15:0] = 0185h	BFA[15:0] = 0000h

Flow Chart

1. To enter Vertical Scroll Mode:



Note The Frame Memory Window size must be defined correctly otherwise undesirable image will be displayed.

2. Continuous Scroll:



3. To Leave Vertical Scroll Mode:



Note: Scroll Mode can be left by both the Normal Display Mode On (13h) and Partial Mode On (12h) commands.

9.2.24. TEOFF: Tearing Effect Line OFF (34h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	1	0	1	0	0	34
Parameter	No Parameter												
Description	This command is used to turn OFF (Active Low) the Tearing Effect output signal from the TE signal line.												
Restriction	This command has no effect when Tearing Effect output is already OFF.												

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	Off
SW Reset	Off
HW Reset	Off

Flow Chart



9.2.25. TEON: Tearing Effect Line ON (35h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	1	0	1	0	1	35
1st Parameter	1	↑	1	-	X	X	X	X	X	X	X	M	

Description

This command is used to turn ON the Tearing Effect output signal from the TE signal line. This output is not affected by changing MADCTL bit B4.

The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line. (X=Don't Care).

When M=0:

The Tearing Effect Output line consists of V-Blanking information only:



When M=1:

The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information:



Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low.

Restriction

This command has no effect when Tearing Effect output is already ON.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	Off
SW Reset	Off
HW Reset	Off

Flow Chart	

9.2.26. MADCTL: Memory Access Control(36h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	1	0	1	1	0	36
1st Parameter	1	↑	1	-	B7	B6	B5	B4	B3	B2	B1	B0	

Description

This command defines read/ write scanning direction of frame memory.

This command makes no change on the other driver status.

Bit	NAME	DESCRIPTION
B7	PAGE ADDRESS ORDER (MY)	These 3 bits controls MCU to memory write/read direction.
B6	COLUMN ADDRESS ORDER (MX)	
B5	PAGE/COLUMN SELECTION (MV)	
B4	Vertical ORDER (ML)	LCD vertical refresh direction control
B3	RGB-BGR ORDER (BGR)	Color selector switch control 0=RGB color filter panel 1=BGR color filter panel
B2	Horizontal ORDER (MH)	LCD horizontal refresh direction control
B1	Flip Horizontal (SS)	Select the Source driver scan direction on panel module
B0	Flip Vertical (GS)	Select the Gate driver scan direction on panel module

ML - Vertical Updating order



RGB-BGR Order



MH - Horizontal Updating order



Note: Top-Left (0,0) means a physical memory location

<table>
<tr><td>Restriction</td><td>D1 and D0 are set to ‘00’ internally. D2 is implemented if the LCD is updating pixel-bypixel.
D2 is set to ‘0’ internally if the LCD is updating line-by-line.</td></tr>
<tr><td>Register Availability</td><td>
<table>
<tr><th>Status</th><th>Availability</th></tr>
<tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr>
<tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr>
<tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr>
<tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr>
<tr><td>Sleep In</td><td>Yes</td></tr>
</table>
</td></tr>
<tr><td>Default</td><td>
<table>
<tr><th>Status</th><th>Default Value</th></tr>
<tr><td>Power On Sequence</td><td>00h</td></tr>
<tr><td>SW Reset</td><td>No Change</td></tr>
<tr><td>HW Reset</td><td>00h</td></tr>
</table>
</td></tr>
<tr><td>Flow Chart</td><td> 
</td></tr>
</table>

9.2.27. VSCRSADD: Vertical Scrolling Start Address (37h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	1	0	1	1	1	37
1st Parameter	1	↑	1	-								VSP[8]	
2nd Parameter	1	↑	1	-	VSP[7:0]								

Description

This command is used together with Vertical(Horizontal) Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode. The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:-

When SCR_SEL = 0, MADCTL B4 (ML) = 0

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 390 and VSP = '3'.



When SCR_SEL = 0, MADCTL B4 (ML) = 1

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 390 and VSP = '3'.



Note1: When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect.

Note2: VSP refers to the Frame Memory line Pointer.

Restriction

Since the value of the Vertical Scrolling Start Address is absolute (with reference to the Frame Memory), it must not enter the fixed area (defined by Vertical Scrolling Definition (33h) – otherwise undesirable image will be displayed on the Panel.

Register Availability

<table>
<tr><td></td><td>
<table>
<tr><th>Status</th><th>Availability</th></tr>
<tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr>
<tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr>
<tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>No</td></tr>
<tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>No</td></tr>
<tr><td>Sleep In</td><td>Yes</td></tr>
</table>
</td></tr>
<tr><td>Default</td><td>
<table>
<tr><th>Status</th><th>Default Value</th></tr>
<tr><td>Power On Sequence</td><td>0000h</td></tr>
<tr><td>SW Reset</td><td>0000h</td></tr>
<tr><td>HW Reset</td><td>0000h</td></tr>
</table>
</td></tr>
<tr><td>Flow Chart</td><td>See Vertica(Horizontal)l Scrolling Definition (33h) description</td></tr>
</table>

9.2.28. IDMOFF: Idle Mode OFF (38h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	1	1	0	0	0	38
Parameter	No Parameter												
Description	This command is used to recover from Idle mode on. In the idle off mode, LCD can display maximum 262144 colors.												
Restriction	This command has no effect when module is already in idle off mode.												

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	Idle mode off
SW Reset	Idle mode off
HW Reset	Idle mode off

Flow Chart



9.2.29. IDMON: Idle Mode ON (39h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	1	1	0	0	1	39
Parameter	No Parameter												

Description

This command is used to enter into Idle mode on.

In the idle on mode, color expression is reduced.

The primary and the secondary colors using MSB of each R, G and B in the Frame Memory, 8 color depth data is displayed.



Color	$R_5R_4R_3R_2R_1R_0$	$G_5G_4G_3G_2G_1G_0$	$B_5B_4B_3B_2B_1B_0$
Black	0XXXXX	0XXXXX	0XXXXX
Blue	0XXXXX	0XXXXX	1XXXXX
Red	1XXXXX	0XXXXX	0XXXXX
Magenta	1XXXXX	0XXXXX	1XXXXX
Green	0XXXXX	1XXXXX	0XXXXX
Cyan	0XXXXX	1XXXXX	1XXXXX
Yellow	1XXXXX	1XXXXX	0XXXXX
White	1XXXXX	1XXXXX	1XXXXX

Restriction

This command has no effect when module is already in idle on mode.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	Idle mode off
SW Reset	Idle mode off
HW Reset	Idle mode off

Flow Chart	

9.2.30. COLMOD: Pixel Format Set (3Ah)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	1	1	0	1	0	3A
1st Parameter	1	↑	1	-	0	D6	D5	D4	0	D2	D1	D0	

Description

This command is used to define the format of RGB picture data, which is to be transferred via the MCU interface.

The formats are shown in the table:

Bit	Description	Value
D7	-	Set to '0'
D6	RGB Interface Color Format	'011' = 12 bits/pixel '101' = 16 bits/pixel '110' = 18 bits/pixel
D5		
D4		
D3	-	Set to '0'
D2	Control Interface Color Format	'011' = 12 bits/pixel '101' = 16 bits/pixel '110' = 18 bits/pixel
D1		
D0		

Restriction

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	18bits/pixel
SW Reset	No change
HW Reset	18bits/pixel

Flow Chart	

9.2.31. WRMEMC: Write Memory Continue (3Ch)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	0	1	1	1	1	0	0	3C
1st Parameter	1	↑	1	D1[8]	D1[7:0]								
…	1	↑	1	Dx[8]	Dx[7:0]								
Nth Parameter	1	↑	1	Dn[8]	Dn[7:0]								

Description

This command transfers image data from the host processor to the display module's frame memory continuing from the pixel location following the previous Write Memory Continue (3Ch) or Memory Write Start (2Ch) command.
Sending any other command can stop frame Write.
If MATCDL MV = 0:
Data is written continuing from the pixel location after the write range of the previous Memory Write Start (2Ch) or Write Memory Continue (3Ch). The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored.

If MATCDL MV = 1:
Data is written continuing from the pixel location after the write range of the previous Memory Write Start (2Ch) or Write Memory Continue (3Ch). The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End column (EC) value or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored.

Restriction

A memory write should follow a column address set or page address set to define the write address.
Otherwise, data written with write memory continue is written to undefined addresses.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	Contents of memory is set randomly
SW Reset	Contents of memory is not cleared
HW Reset	Contents of memory is not cleared

Flow Chart	

9.2.32. HSCRDEF: Horizontal Scrolling Definition (43h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	1	0	0	0	0	1	1	43
1st Parameter	1	↑	1	-	-	-	-	-	-	-	-	LFA[8]	
2nd Parameter	1	↑	1	-	LFA [7:0]								
3rd Parameter	1	↑	1	-	-	-	-	-	-	-	-	HSA[8]	
4th Parameter	1	↑	1	-	HSA [7:0]								
5th Parameter	1	↑	1	-	-	-	-	-	-	-	-	RFA[8]	
6th Parameter	1	↑	1	-	RFA[7:0]								

Description

This command defines the Horizontal Scrolling Area of the display.

Horizontal Scrolling

When SCR_SEL = 1,

The 1st & 2nd parameter LFA[8..0] describes the Left Fixed Area (in No. of columns from Left of the Frame Memory and Display).

The 3rd & 4th parameter HSA[8..0] describes the width of the Horizontal Scrolling Area (in No. of columns of the Frame Memory [not the display] from the Horizontal Scrolling Start Address) The first columns appears immediately after the right most columns of the Left Fixed Area.

The 5th & 6th parameter RFA[8..0] describes the Right Fixed Area (in No. of columns from Right of the Frame Memory and Display).

Note:

LFA[8:0], HAS[8:0], and RFA[8:0] have to be set to times of 12 when DUAL_EN=0.

LFA[8:0], HAS[8:0], and RFA[8:0] have to be set to times of 12 when DUAL_EN=1.



Restriction

The condition is (LFA+HSA+RFA)=360, otherwise Scrolling mode is undefined.

In Vertical Scroll Mode, MADCTL B5 (MV) should be set to '0' – this only affects the Frame Memory Write.

Register Availability

	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>
Default	<table><tr><th>Status</th><th colspan="3">Default Value</th></tr><tr><td>Power On Sequence</td><td>LFA[8:0] = 000h</td><td>HSA[8:0] = 167h</td><td>BFA[8:0] = 000h</td></tr><tr><td>SW Reset</td><td>LFA[8:0] = 000h</td><td>HSA[8:0] = 167h</td><td>BFA[8:0] = 000h</td></tr><tr><td>HW Reset</td><td>LFA[8:0] = 000h</td><td>HSA[8:0] = 167h</td><td>BFA[8:0] = 000h</td></tr></table>

9.2.33. STE: Set Tear Scanline (44h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	1	0	0	0	1	0	0	44
1st Parameter	1	↑	1	-	TELINE[15:8]								
2th Parameter	1	↑	1	-	TELINE[7:0]								

Description

This command is turns on the display module's Tearing Effect output signal on the TE signal Line when the display module reaches line TELINE. The TE signal is not affected by changing MADCTL bit B4. The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line.

The Tearing Effect Output line consists of V-Blanking information only:



Note: That TELINE=0 is equivalent to TEMODE=0. The Tearing Effect Output Line shall be active low when the display module is in Sleep mode.

Restriction

A memory write should follow a column address set or page address set to define the write address. Otherwise, data written with write memory continue is written to undefined addresses.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	0000h
SW Reset	0000h
HW Reset	0000h

Flow Chart	

9.2.34. GSCAN: Get Scanline (45h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	1	0	0	0	1	0	1	45
1st Parameter	1	1	↑	-	SLN[15:8]								
2nd Parameter	1	1	↑	-	SLN [7:0]								

Description

The display module returns the current scanline, N, used to update the display device. The total number of scanlines on a display device is defined as VSYNC + VBP + VACT + VFP. The first scanline is defined as the first line of V Sync and is denoted as Line 0.

When in Sleep Mode, the value returned by get scanline is undefined.

Restriction

-

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	0000h
SW Reset	0000h
HW Reset	0000h

Flow Chart



9.2.35. HSCRSADD: Horizontal Scrolling Start Address (47h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	1	0	0	0	1	1	1	47
1st Parameter	1	↑	1	-								HSP[8]	
2nd Parameter	1	↑	1	-	HSP[7:0]								

Description

This command is used together with Horizontal Scrolling Definition (43h). These two commands describe the scrolling area and the scrolling mode.

SCR_SEL = 1

When Left Fixed Area = Right Fixed Area = 00, Horizontal Scrolling Area = 360 and HSP = '3'



Note:

HSP[8:0] has to be set to times of 12 when DUAL_EN=0.

HSP[8:0] has to be set to times of 12 when DUAL_EN=1.

Note: When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect.

Restriction

Since the value of the Horizontal Scrolling Start Address is absolute (with reference to the Frame Memory), it must not enter the fixed area (defined by Horizontal Scrolling Definition (43h) – otherwise undesirable image will be displayed on the Panel.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	No
Partial Mode On, Idle Mode On, Sleep Out	No
Sleep In	Yes

Default

Status	Default Value

		Power On Sequence	0000h
		SW Reset	0000h
		HW Reset	0000h
Flow Chart	See Horizontal Scrolling Definition (43h) description		

9.2.36. RAMCLACT: Memory Clear Act (4Ch)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	1	0	0	1	1	0	0	4C
1st Parameter	0	↑	1	-	-	-	-	-	-	-	-	FILL EN	
Description	This command is used to fill RAM data with 0x4D~0x4F settings. 0: No function. 1: Fill RAM data with 0x4D~0x4F settings.												
Restriction	-												
Register Availability													

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	0000h
SW Reset	0000h
HW Reset	0000h

Flow Chart -

9.2.37. RAMCLSETR: Memory Clear Set R (4Dh)

<table>
<tr><th>CMD/Pas</th><th>DCX</th><th>WRX</th><th>RDX</th><th>D17-8</th><th>D7</th><th>D6</th><th>D5</th><th>D4</th><th>D3</th><th>D2</th><th>D1</th><th>D0</th><th>HEX</th></tr>
<tr><td>Command</td><td>0</td><td>↑</td><td>1</td><td>-</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>4D</td></tr>
<tr><td>1st Parameter</td><td>0</td><td>↑</td><td>1</td><td>-</td><td colspan="6">R[5:0]</td><td>-</td><td>-</td><td></td></tr>
<tr><td>Description</td><td colspan="13">This command is used to set data of red subpixel.
R[5:0]: Red subpixel data setting which will be filled in RAM when FILLEN=1.</td></tr>
<tr><td>Restriction</td><td colspan="13">-</td></tr>
<tr><td>Register Availability</td><td colspan="13"><table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table></td></tr>
<tr><td>Default</td><td colspan="13"><table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>0000h</td></tr><tr><td>SW Reset</td><td>0000h</td></tr><tr><td>HW Reset</td><td>0000h</td></tr></table></td></tr>
<tr><td>Flow Chart</td><td colspan="13">-</td></tr>
</table>

9.2.38. RAMCLSETG: Memory Clear Set G (4Eh)

<table>
<tr><th>CMD/Pas</th><th>DCX</th><th>WRX</th><th>RDX</th><th>D17-8</th><th>D7</th><th>D6</th><th>D5</th><th>D4</th><th>D3</th><th>D2</th><th>D1</th><th>D0</th><th>HEX</th></tr>
<tr><td>Command</td><td>0</td><td>↑</td><td>1</td><td>-</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>4E</td></tr>
<tr><td>1st Parameter</td><td>0</td><td>↑</td><td>1</td><td>-</td><td colspan="6">G[5:0]</td><td>-</td><td>-</td><td></td></tr>
<tr><td>Description</td><td colspan="13">This command is used to set data of green subpixel.
G[5:0]: Green subpixel data setting which will be filled in RAM when FILLEN=1.</td></tr>
<tr><td>Restriction</td><td colspan="13">-</td></tr>
<tr><td>Register Availability</td><td colspan="13"><table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table></td></tr>
<tr><td>Default</td><td colspan="13"><table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>0000h</td></tr><tr><td>SW Reset</td><td>0000h</td></tr><tr><td>HW Reset</td><td>0000h</td></tr></table></td></tr>
<tr><td>Flow Chart</td><td colspan="13">-</td></tr>
</table>

9.2.39. RAMCLSETB: Memory Clear Set B (4Fh)

<table>
<tr><th>CMD/Pas</th><th>DCX</th><th>WRX</th><th>RDX</th><th>D17-8</th><th>D7</th><th>D6</th><th>D5</th><th>D4</th><th>D3</th><th>D2</th><th>D1</th><th>D0</th><th>HEX</th></tr>
<tr><td>Command</td><td>0</td><td>↑</td><td>1</td><td>-</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>4F</td></tr>
<tr><td>1st Parameter</td><td>0</td><td>↑</td><td>1</td><td>-</td><td colspan="6">B[5:0]</td><td>-</td><td>-</td><td></td></tr>
<tr><td>Description</td><td colspan="13">This command is used to set data of blue subpixel.
B[5:0]: Red subpixel data setting which will be filled in RAM when FILLEN=1.</td></tr>
<tr><td>Restriction</td><td colspan="13">-</td></tr>
<tr><td>Register Availability</td><td colspan="13"><table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table></td></tr>
<tr><td>Default</td><td colspan="13"><table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>0000h</td></tr><tr><td>SW Reset</td><td>0000h</td></tr><tr><td>HW Reset</td><td>0000h</td></tr></table></td></tr>
<tr><td>Flow Chart</td><td colspan="13">-</td></tr>
</table>

9.2.40. RDABCSD: Read Automatic Brightness Control Self-Diagnostic Result (68h)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	0	1	1	0	1	0	0	0	68
1st Parameter	1	1	↑	-	-	-	-	-	-	-	-	-	
2nd Parameter	1	1	↑	-	D7	D6	0	0	0	0	0	0	

Description

This command indicates the status of the display self-diagnostic results for automatic brightness control after Sleep Out -command as described in the table below:

D7 – Register Loading Detection

D6 – Functionality Detection

D5, D4, D3, D2, D1 and D0 are for future use and are set to '0'.

Restriction

-

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	00h
SW Reset	00h
HW Reset	00h

Flow Chart



9.2.41. RDID1: Read ID1 (DAh)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	1	1	0	1	1	0	1	0	DA
1st Parameter	1	1	↑	-	-	-	-	-	-	-	-	-	
2nd Parameter	1	1	↑	-	module's manufacture[7:0]								
Description	This read byte identifies the LCD module's manufacturer.												
Restriction	-												

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	98h
SW Reset	98h
HW Reset	98h

Flow Chart



9.2.42. RDID2: Read ID2 (DBh)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	1	1	0	1	1	0	1	1	DB
1st Parameter	1	1	↑	-	-	-	-	-	-	-	-	-	
2nd Parameter	1	1	↑	-	LCD module/driver version[7:0]								
Description	This read byte is used to track the LCD module/driver version.												
Restriction	-												

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	51h
SW Reset	51h
HW Reset	51h

Flow Chart



9.2.43. RDID3: Read ID3 (DCh)

CMD/Pas	DCX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	↑	1	-	1	1	0	1	1	1	0	0	DC
1st Parameter	1	1	↑	-	-	-	-	-	-	-	-	-	
2nd Parameter	1	1	↑	-	LCD module/driver IDB[7:0]								
Description	This read byte identifies the LCD module/driver.												
Restriction	-												

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	00h
SW Reset	00h
HW Reset	00h

Flow Chart



9.3. Uesr Command

TBD

10. Electrical Characteristics

10.1. Absolute maximum ratings

Symbol	Parameter	Unit	Value	Note
IOVCC	Interface Supply Voltage	V	-0.3 to +3.6	Note(3),(4)
VCI	Logic Supply Voltage	V	-0.3 to +3.6	Note(3),(5)
AVDD	Positive Voltage input	V	-0.3 to +7.4	Note(6)
AVEE	Negative Voltage input	V	0 to -5.2	Note(7)
VGH	Power Supply Voltage	V	-0.3 to +17.5	Note(8)
VGL	Power Supply Voltage	V	0 to -13.4	Note(9)
Top	Operating Temperature	°C	-40 to +85	Note(10)
Tstg	Storage Temperature	°C	-55 to +110	Note(11)

Note: (1) Permanent device damage may occur if absolute maximum conditions are exceeded.
(2) Functional operation should be restricted to the conditions described under DC Characteristics.
(3) IOVCC, VSSD must be maintained.
(4) To make sure IOVCC ≥ VSSD.
(5) To make sure VCI≥ AVSS.
(6) To make sure AVDD ≥ AVSS.
(7) To make sure AVSS ≥ VSEE
(8) To make sure VGH ≥ AVSS.
(9) To make sure AVSS ≥ VGL
VGH +|VGL| < 30V
(10) For die and wafer products, specified up to +85℃
(11) This temperature specifications apply to the TCP package.

10.2. DC Characteristics

(T_A=-40 ~ 85 °C, VCI=2.5 ~ 3.3V, IOVCC=1.65~3.3V)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
IOVCC	V_{IN}	Interface Supply Voltage	1.65	-	3.3	V
VCI	V_{IN}	Analog Supply Voltage	2.5	-	3.3	V
VCCH	V_{IN}	High speed interface Supply Voltage	1.65	-	3.3	V
Input high voltage	V_{IH}	IOVCC= 1.65 ~ 3.3V VCI= 2.6 ~ 3.3V	0.7* IOVCC	-	IOVCC	V
Input low voltage	V_{IL}		0	-	0.3* IOVCC	V
VPP	V_{IH} / V_{IL}	VPP	8.0V	8.25V	8.5V	V
Output high voltage (SDO, LEDPWM)	V_{OH1}	I_{OH} = -1.0 mA	0.8* IOVCC	-	IOVCC	V
Output low voltage (SDO, LEDPWM)	V_{OL1}	IOVCC= 1.65 ~ 2.4V I_{OL} = 1.0 mA	0	-	0.2* IOVCC	V
Logic High level input current	I_{IH}	VSYNC, HSYNC	-	-	1	µA
		RESX, DCX_SCL, CSX, RDX, WRX_SCL	-	-	1	µA
	I_{IHD}	DB[8…0], SDI, DCX	-	-	1	µA
		DB[8…0]	-	-	1	µA
Logic Low level input current	I_{IL}	VSYNC, HSYNC	-1	-		µA
		RESX, DCX, CSX, RDX, WRX_SCL	-1	-		µA
	I_{ILD}	DB[8…0], SDI, DCX	-1	-		µA
		DB[8…0]	-1	-		µA
Current consumption Sleep In mode	I_{IOVCC}	VCI=2.8V, IOVCC=1.8V T_A =25°C	-	TBD	-	µA
	I_{VCI}		-	TBD	-	µA

10.3. AC Characteristics

10.3.1. 8080 Series Parallel 8-bit Interface Characteristics



Figure. 10.1 8080 Series Parallel interface Timing Characteristics

(T_A=25°C, IOVCC=1.8V, VCIP=2.8V, VCI=2.8V)

Signal	Symbol	Parameter	Min.	Max.	Unit	Description
DCX	tast	Address setup time	0	-	ns	
	taht	Address hold time (write/read)	10	-	ns	
CSX	tchw	CSX “H” Pulse Width	0		ns	
	tcs	Chip select setup time (write)	15		ns	
	trcs	Chip select setup time (read ID)	45		ns	
	trcsfm	Chip Select setup time (read FM)	355		ns	
	tcsf	Chip select wait time (write/read)	10		ns	
	tcsh	Chip select hold time	10		ns	
	tchw	Chip select “H” pulse width	40		ns	
WRX	twc	Write cycle	30		ns	
	twrh	Control pulse “H” duration	14		ns	
	twrl	Control pulse “L” duration	14		ns	
RDX(ID)	trc	Read cycle (ID)	160		ns	
	trdh	Control pulse “H” duration (ID)	90		ns	
	trdl	Control pulse “L” duration (ID)	45		ns	
RDX(FM)	trcfm	Read cycle (FM)	450		ns	
	trdhfm	Control pulse “H” duration (FM)	90		ns	
	trdlfm	Control pulse “L” duration (FM)	355		ns	
D[7:0]	Tdst	Data setup time	10		ns	
	tdht	Data hold time	10		ns	
	trat	Read access time (ID)		40	ns	
	tratfm	Read access time (FM)		340	ns	
	todh	Output disable time	20	80	ns	



Figure. 10.2 Input rise and fall times

10.3.2. Serial Interface Timing Characteristics (3-line SPI)



Figure. 10.3 3-line Serial Interface Timing Characteristics

Signal	Symbol	Parameter	Min.	Max.	Unit	Description
CSX	tcss	Chip select setup time (Write)	15		ns	
	tcsh	Chip select setup time (Write)	15		ns	
	tcss	Chip select hold time (Read)	60		ns	
	tcsh	Chip select hold time (Read)	65		ns	
	tchw	Chip select “H” pulse width	40		ns	
SCL (write)	twc	Write cycle	16		ns	
	twrh	Control pulse “H” duration	7		ns	
	twrl	Control pulse “L” duration	7		ns	
SCL (read)	trc	Read cycle	150		ns	
	trdh	Control pulse “H” duration	60		ns	
	trdl	Control pulse “L” duration	60		ns	
SDI/SDO (write)	tds	Data setup time	10		ns	
	tdt	Data hold time	10		ns	
SDI/SDO (read)	tracc	Read access time	10	50	ns	
	tod	Output disable time	15	50	ns	

10.3.3. Serial Interface Timing Characteristics (4-line SPI)



Figure. 10.4 4-line Serial Interface Timing Characteristics

Signal	Symbol	Parameter	Min.	Max.	Unit	Description
CSX	tcss	Chip select setup time (Write)	15		ns	
	tcsh	Chip select setup time (Write)	15		ns	
	tcss	Chip select hold time (Read)	60		ns	
	tcsh	Chip select hold time (Read)	65		ns	
DCX	tas	Address setup time	7		ns	
	tah	Address hold time (Write/Read)	7		ns	
SCL (write)	twc	Write cycle	16		ns	
	twrh	Control pulse “H” duration	7		ns	
	twrl	Control pulse “L” duration	7		ns	
SCL (read)	trc	Read cycle	150		ns	
	trdh	Control pulse “H” duration	60		ns	
	trdl	Control pulse “L” duration	60		ns	
SDI/SDO (write)	tds	Data setup time	10		ns	
	tdt	Data hold time	10		ns	
SDI/SDO (read)	tracc	Read access time	10	50	ns	
	tod	Output disable time	10	50	ns	

10.3.4. QSPI Timing Characteristics



Figure. 10.5 QSPI Timing Characteristics

(T_A=25°C, IOVCC=VCC=1.8V, VCIA=VCIB=VCIR=2.8V)

Signal	Symbol	Parameter	Min.	Max.	Unit	Description
CSX	tcss	Chip select setup time (write)	15		ns	
	tcsh	Chip select hold time (write)	15		ns	
	tcss	Chip select setup time (read)	60		ns	
	tscc	Chip select hold time (read)	65		ns	
	tchw	Chip select “H” pulse width	40		ns	
SCL (write)	twc	Write cycle	16		ns	
	twrh	Control pulse “H” duration	7		ns	
	twrl	Control pulse “L” duration	7		ns	
SCL (read)	trc	Read cycle	150		ns	
	trdh	Control pulse “H” duration	60		ns	
	trdl	Control pulse “L” duration	60		ns	
SDI/DCX/D[1:0] (write)	tds	Data setup time	7		ns	
	tdt	Data hold time	7		ns	
SDO (read)	tracc	Read access time	10	50	ns	
	tod	Output disable time	15	50	ns	

Table 10.1 QUAD SPI AC characteristics



Figure. 10.6 SCL rise and fall time

10.3.5. RGB Interface Timing Characteristics

General Timings for RGB I/F



T_A=25°C, IOVCC=1.8V, VCI=2.8V

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Vertical sync. setup time	VSST	-	15	-	-	ns
Vertical sync. hold time	VSHT	-	15	-	-	ns
Horizontal sync. setup time	HSST	-	15	-	-	ns
Horizontal sync. hold time	HSHT	-	15	-	-	ns
Pixel clock cycle when RGB I/F is running	PCLKCYC	-	35	-	-	ns
Pixel clock low time	PCLKLT	-	15	-	-	ns
Pixel clock high time	PCLKHT	-	15	-	-	ns
Data setup time D[23:0]	DST	-	15	-	-	ns
Data hold time D[23:0]	DHT	-	15	-	-	ns

Note: (1) Measuring of input signals are using 0.30 x IOVCC for low state and 0.70 x IOVCC for high state.

10.3.6. DSI D-PHY electronic characteristics

The Description of D-PHY Layer

In general, the DSI - PHY may contain the following electrical functions: Low-Power Receiver (LP-RX), High-Speed Receiver (HS-RX), the Low-Power Contention Detector (LP-CD), and Low Power Transmitter (LP-TX). Figure 10.7 shows the complete set of electronic functions required for a fully featured PHY transceiver.



Figure. 10.7 Electronic functions of a D-PHY transceiver

Figure 10.8 shows both the HS and LP signal levels of electronic characteristics, respectively. Where, the HS receiver utilizes low-voltage swing differential signaling. The LP transmitter and LP receiver utilize low-voltage swing single signaling. Because the HS signaling levels are below the LP low-level input threshold, Lane switches between Low-Power and High-Speed mode during normal operation.



Figure. 10.8 HS and LP signal levels

The Electronic Characteristics of Low-Power Transmitter (TX)

The Low-Power TX shall be a slew-rate controlled push-pull driver. It is used for driving the Lines in all Low-Power modes. Hence, it is important to keep static power consumption of a LP TX be as low as possible. Under tables list DC and AC characteristic for Low power transmitter.

Parameter	Description	Min.	Typ.	Max.	Unit	Note
V_{OH}	Thevenin output high level	1.1	1.2	1.3	V	-
V_{OL}	Thevenin output low level	-50	-	50	mV	
Z_{OLP}	Output impedance of LP-TX	110	-	-	Ω	(1)

Note: (1)Though no maximum value for Z_{OLP} is specified, the LP transmitter output impedance shall ensure the t_{RLP}/t_{FLP} specification is met.

Table 10.2 LP-TX DC Specifications

Parameter	Description	Min.	Typ.	Max.	Unit	Note
$t_{RLP}/_{tFLP}$	15%-85% rise time and fall time	-	-	25	ns	(1)
$T_{LP\text{-}PER\text{-}TX}$	Period of the LP exclusive-OR clock	90			ns	
$\delta V/\delta t_{SR}$	Slew rate @ CLOAD = 0pF	30	-	500	mV/ns	(1),(3),(5),(6)
	Slew rate @ CLOAD = 5pF	-	-	300	mV/ns	(1),(3),(5),(6)
	Slew rate @ CLOAD = 20pF	-	-	250	mV/ns	(1),(3),(5),(6)
	Slew rate @ CLOAD = 70pF	-	-	150	mV/ns	(1),(3),(5),(6)
	Slew rate @ CLOAD = 0 to 70pF (Rising Edge Only)	30	-	-	mV/ns	(1),(3),(7)
	Slew rate @ CLOAD = 0 to 70pF (Rising Edge Only)	30 – 0.075 * (VO,INST- 700)	-	-	mV/ns	(1),(8),(9)
	Slew rate @ CLOAD = 0 to 70pF (Falling Edge Only)	30	-	-	mV/ns	(1),(2),(3)
C_{LOAD}	Load capacitance	-	-	70	pF	-

Note: (1) CLOAD includes the low-frequency equivalent transmission line capacitance. The capacitance of TX and RX are assumed to always be <10pF. The distributed line capacitance can be up to 50pF for a transmission line with 2ns delay.

(2) When the output voltage is between 400 mV and 930 mV.

(3) Measured as average across any 50 mV segment of the output signal transition.

(4) This parameter value can be lower than TLPX due to differences in rise vs. fall signal slopes and trip levels and mismatches between Dp and Dn LP transmitters.

(5) This value represents a corner point in a piecewise linear curve.

(6) When the output voltage is in the range specified by VPIN(absmax).

(7) When the output voltage is between 400 mV and 700 mV.

(8) Where VO,INST is the instantaneous output voltage, VDP or VDN, in millivolts.

(9) When the output voltage is between 700 mV and 930 mV.

Table 10.3 LP-TX AC Specifications

The Electronic Characteristics of Receiver (RX)

This part includes two parts which Low-Power RX and High-Speed RX. Because they have differential DC and AC characteristic, first to describe LP-RX then describe HS-RX.

Low-Power Receiver (RX)

The low power receiver is an un-terminated, single-ended receiver circuit. The LP receiver is used to detect the Low-Power state on each pin. For high robustness, the LP receiver shall filter out noise pulses and RF interference. It is recommended the implementer optimize the LP receiver design for low power. The LP receiver shall reject any input glitch when the glitch is smaller than eSPIKE. The filter shall allow pulses wider than TMIN to propagate through the LP receiver. The Figure 10.9 shows Input Glitch Rejection of Low-Power RX. In addition, under tables list DC and AC characteristic for LP-RX



Figure. 10.9 Input Glitch Rejections of Low-Power Receivers

Parameter	Description	Min.	Typ.	Max.	Unit	Note
V_{IH}	Logic 1 input threshold	880	-	-	mV	-
V_{IL}	Logic 0 input threshold, not in ULP state	-	-	550	mV	-

Table 10.4 LP-RX DC Specifications

Parameter	Description	Min.	Typ.	Max.	Unit	Note
e_{SPIKE}	Input pulse rejection	-	-	300	V.ps	1, 2, 3
T_{MIN}	Minimum pulse width response	20	-	-	ns	4
V_{INT}	Peak-to-peak interference voltage	-	-	200	mV	-
f_{INT}	Interference frequency	450	-	-	MHz	-

Note: (1) Time-voltage integration of a spike above VIL when being in LP-0 state or below VIH when being in LP-1 state

(2) An impulse less than this will not change the receiver state.

(3) In addition to the required glitch rejection, implementers shall ensure rejection of known RF-interferers.

(4) An input pulse greater than this shall toggle the output.

Table 10.5 LP-RX AC Specifications

Line Contention Detection

Contention can be inferred by following conditions:

1. Detect an LP high fault when the LP transmitter is driving high and the pin voltage is less than VIL.
2. Detect an LP low fault shall be detected when the LP transmitter is driving low and the pad pin voltage is greater than VIHCD.

Parameter	Description	Min.	Typ.	Max.	Unit	Note
V_{IHCD}	Logic 1 contention threshold	450	-	-	mV	-
V_{ILCD}	Logic 0 contention threshold	-	-	200	mV	-

Table 10.6 Contention Detector DC Specifications

High-Speed Receiver (RX)

The HS receiver is a differential line receiver. It contains a switch-able parallel input termination, ZID, between the positive input pin Dp and the negative input pin Dn. Under Tables list DC and AC characteristic for HS-RX.

Parameter	Description	Min.	Typ.	Max.	Unit	Note
V_{CMRXDC}	Common-mode voltage HS receive mode	70	-	330	mV	(1),(2)
V_{IDTH}	Differential input high threshold	-	-	70	mV	-
V_{IDTL}	Differential input low threshold	-70	-	-	mV	-
V_{IHHS}	Single-ended input high voltage	-	-	460	mV	(1)
V_{ILHS}	Single-ended input low voltage	-40	-	-	mV	(1)
Z_{ID}	Differential input impedance	80	100	125	Ω	-

Note: (1) Excluding possible additional RF interference of 100mV peak sine wave beyond 450MHz.
(2) This table value includes a ground difference of 50mV between the transmitter and the receiver, the static common-mode level tolerance and variations below 450MHz

Table 10.7 HS Receiver DC Specifications

Parameter	Description	Min.	Typ.	Max.	Unit	Note
$\Delta V_{CMRX(HF)}$	Common mode interference beyond 250 MHz	-	-	100	mV_{PP}	(1)
C_{CM}	Common mode termination	-	-	60	pF	(2)

Note: (1) ΔVCMRX(HF) is the peak amplitude of a sine wave superimposed on the receiver inputs.
(2) For higher bit rates a 14pF capacitor will be needed to meet the common-mode return loss specification.

Table 10.8 HS Receiver AC Specifications

High-Speed Data-Clock Timing

This section specifies the required timings on the high-speed signaling interface independent of the electrical characteristics of the signal. The PHY is a source synchronous interface in the Forward direction. In either the Forward or Reverse signaling modes there shall be only one clock source. In the Reverse direction, Clock is sent in the Forward direction and one of four possible edges is used to launch the data.

The Master side of the Link shall send a differential clock signal to the Slave side to be used for data sampling. This signal shall be a DDR (half-rate) clock and shall have one transition per data bit time. All timing relationships required for correct data sampling are defined relative to the clock transitions. Therefore, implementations may use frequency spreading modulation on the clock to reduce EMI.

The DDR clock signal shall maintain a quadrature phase relationship to the data signal. Data shall be sampled on both the rising and falling edges of the Clock signal. The term “rising edge” means “rising edge of the differential signal, i.e. CLKP – CLKN, and similarly for “falling edge”. Therefore, the period of the Clock signal shall be the sum of two successive instantaneous data bit times. This relationship is shown in Figure 10.10.



Figure. 10.10 DDR Clock Definition

The same clock source is used to generate the DDR Clock and launch the serial data. Since the Clock and Data signals propagate together over a channel of specified skew, the Clock may be used directly to sample the Data lines in the receiver. Such a system can accommodate large instantaneous variations in UI.

The allowed instantaneous UI variation can cause large, instantaneous data rate variations. Therefore, devices shall either accommodate these instantaneous variations with appropriate FIFO logic outside of the PHY or provide an accurate clock source to the Lane Module to eliminate these instantaneous variations.

The UIINST specifications for the Clock signal are summarized in following Table.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
UI instantaneous	UI_{INST}	-	-	12.5	ns	(1), (2), (3)

Note: (1) This value corresponds to a minimum 80 Mbps data rate.

(2)The minimum UI shall not be violated for any single bit period, i.e., any DDR half cycle within a data burst.

(3) Maximum total bit rate is 250Mbps/per lane @ 1 data lane 24-bit data format.

Table 10.9 Reverse HS Data Transmission Timing Parameters

The timing relationship of the DDR Clock differential signal to the Data differential signal is shown in Figure 10.11 Data is launched in a quadrature relationship to the clock such that the Clock signal edge may be used directly by the receiver to sample the received data.
The transmitter shall ensure that a rising edge of the DDR clock is sent during the first payload bit of a transmission burst such that the first payload bit can be sampled by the receiver on the rising clock edge, the second bit can be sampled on the falling edge, and all following bits can be sampled on alternating rising and falling edges.
All timing values are measured with respect to the actual observed crossing of the Clock differential signal. The effects due to variations in this level are included in the clock to data timing budget.
Receiver input offset and threshold effects shall be accounted as part of the receiver setup and hold parameters.



Figure. 10.11 Data to Clock Timing Definitions

Data-Clock Timing Specifications

The Data-Clock timing specifications are shown in Table 10.10. Implementers shall specify a value $UI_{INST,MIN}$ that represents the minimum instantaneous UI possible within a High-Speed data transfer for a given implementation. Parameters in Table 10.10 are specified as a part of this value. The setup and hold times, $T_{SETUP[RX]}$ and $T_{HOLD[RX]}$, respectively, describe the timing relationships between the data and clock signals. $T_{SETUP[RX]}$ is the minimum time that data shall be present before a rising or falling clock edge and $T_{HOLD[RX]}$ is the minimum time that data shall remain in its current state after a rising or falling clock edge. The timing budget specifications for a receiver shall represent the minimum variations observable at the receiver for which the receiver will operate at the maximum specified acceptable bit error rate.

The intent in the timing budget is to leave $0.4*UI_{INST}$, i.e. $\pm 0.2*UI_{INST}$ for degradation contributed by the interconnect.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Data to Clock Setup Time [RX]	$T_{SETUP[RX]}$	0.15	-	-	UIINST	1
Clock to Data Hold Time [RX]	$T_{HOLD[RX]}$	0.15	-	-	UIINST	1

Note: (1) Total setup and hold window for receiver of 0.3*UIINST

Table 10.10 Data to Clock Timing Specifications

Burst Mode Data Transmission



Figure. 10.12 High-Speed Data Transmission in Bursts

Parameter	Description	Min	Typ	Max	UNIT
T_{LPX}	Transmitted length of any Low-Power state period	50	-	-	ns
$T_{HS-PREPARE}$	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	40 + 4*UI	-	85 + 6*UI	ns
$T_{HS-PREPARE}$ + $T_{HS-ZERO}$	$T_{HS-PREPARE}$ + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.	145 + 10*UI	-	-	ns
$T_{D-TERM-EN}$	Time for the Data Lane receiver to enable the HS line termination.	-	-	35 + 4*UI	ns
$T_{HS-SETTLE}$	Time interval during which the HS receiver shall ignore any Data Lane HS transitions.	85 + 6*UI	-	145 + 10*UI	ns
$T_{HS-TRAIL}$	Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst	Max(n*8*UI, 60+n*4*UI)	-	-	ns
$T_{HS-EXIT}$	Time that the transmitter drives LP-11 following a HS burst.	100	-	-	ns



Figure. 10.13 Switching the Clock Lane between Clock Transmission and Low-Power Mode

Parameter	Description	Min	Typ	Max	UNIT
$T_{CLK-POST}$	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode.	60 + 52*UI	-	-	ns
$T_{CLK-PRE}$	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.	8*UI	-	-	ns
$T_{CLK-PREPARE}$	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	38	-	95	ns
$T_{CLK-PREPARE}$ + $T_{CLK-ZERO}$	$T_{CLK-PREPARE}$ + time that the transmitter drives the HS-0 state prior to starting the Clock.	300	-	-	ns
$T_{CLK-TERM-EN}$	Time for the Clock Lane receiver to enable the HS line termination.	-	-	38	ns
$T_{CLK-TRAIL}$	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst.	60	-	-	ns
$T_{HS-EXIT}$	Time that the transmitter drives LP-11 following a HS burst.	100	-	-	ns

10.3.7. Timings for DSI Video mode

Vertical Timings



Figure. 10.14 Vertical Timings for DSI Video mode I/F

Resolution=360x390 (TA=25°C, IOVCC=1.8V, VCI=2.8V)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Vertical low pulse width	VS	-	2	-	-	Line
Vertical front porch	VFP	-	2	-	-	Line
Vertical back porch	VBP	-	2	-	-	Line
Vertical blanking period	VBK	VS+VBP+VFP	6	-	-	Line
Vertical active area	VDISP	-	-	390	-	Line
Vertical Refresh rate	VRR	-	-	60	70	Hz

Table 10.11 Vertical Timings for RGB I/F

Horizontal Timings



Figure. 10.15 Horizontal Timing for DSI Video mode I/F

Resolution=360x390 (TA=25°C, IOVCC=1.8V, VCI=2.8V)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
HS low pulse width	HS	-	100	-	-	ns
Horizontal back porch	HBP	-	300	-	-	ns
Horizontal front porch	HFP	-	800	-	-	ns
Horizontal blanking period	HBLK	HS+HBP+HFP	-	1.5(1)	-	us
Horizontal active area	HDISP	360 pixels	-	60(2)	-	us

Note: 1.Below time limitation will apply in all DSI speed range.
(1) HS + HBP >= 700 ns.
(2) HFP >= 800 ns.
2. Base on frame rate = 60 Hz,
(1) VS = 2, VBP = 2 and VFP = 2.
(2) PCLK = 6 MHz

Table 10.12 Horizontal Timings for DSI Video mode I/F

10.3.8. Reset Input Timing



Figure. 10.16 Reset input timings

Symbol	Parameter	Related pins	Min.	Max.	Unit
t_{RW}	Reset pulse width(2)	RESX	10	-	µs
t_{RT}	Reset complete time(3)	-	-	5 (Note 5)	ms
		-	-	120 (Note 6, 7)	ms

Note: (1) The reset complete time also required time for loading ID bytes from OTP to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.

(2) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5 µs	Reset Rejected
Longer than 10 µs	Reset
Between 5 µs and 10 µs	Reset Start

(3) During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then returns to Default condition for H/W reset.

(4) Spike Rejection also applies during a valid reset pulse as shown below:



(5) When Reset is applied during Sleep In Mode.

(6) When Reset is applied during Sleep Out Mode.

(7) It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.